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Abstract
GaN-on-Si technology (AlGaN/GaN High Electron Mobility Transistors (HEMTs)
on Si substrates) shows the promising characteristics and cost-competitiveness of
power switching applications. In spite of the extraordinary performance and cost
advantages, AlGaN/GaN HEMTs are still limited by their instabilities. For power-
switching applications, GaN power devices operate at a high drain voltage during an
OFF-state and at a high gate voltage during an ON-state, where good reliability is
essential for these operating conditions.
This dissertation focuses on the physical degradation mechanisms in the gate region
that play a role in the long-term stability of Au-free enhancement-mode GaN power
devices, especially for the two most important architectures: recessed gate Metal-
Insulator-Semiconductor (MIS)-HEMTs/-FETs (Field-Effect Transistors) and p-GaN
gate AlGaN/GaN HEMTs. Forward gate bias time-dependent dielectric breakdown
(TDDB) and positive bias temperature instability (PBTI) are observed in depletion-
mode MIS-HEMTs and enhancement-mode MIS-FETs. The percolation model and
Weibull distribution are used to understand the degradation mechanisms of forward gate
bias TDDB, further calculating the lifetime. Regarding the PBTI, different techniques,
i.e. a forward-reverse IDVG sweep, a frequency-dependent conductance method,
and an AC-transconductance method, are used to characterize the threshold voltage
(VTH) hysteresis, interface states density (Dit), and the amount of border traps in the
devices with different gate dielectrics. Furthermore, an eMSM (extend-Measure-Stress-
Measure) method is used to study the stress-recovery phenomena in fully recessed gate
MIS-FETs. A physical model, which can nicely reproduce the experimental data, is
proposed to explain the origin of PBTI.
Regarding p-GaN gate AlGaN/GaN HEMTs, temperature dependency of the forward
bias gate breakdown is observed and characterized. Then, a physical model is proposed
to explain the phenomenon. Furthermore, forward gate bias time-dependent p-GaN
gate breakdown and positive bias temperature instability (PBTI) are also studied in
p-GaN gate AlGaN/GaN HEMTs. The possible mechanisms are proposed to explain
the time-dependent p-GaN gate breakdown phenomenon and a negative VTH shift under
v
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a positive gate bias.
Keywords: GaN-on-Si, HEMT, MIS-HEMT, MIS-FET, p-GaN, TDDB, PBTI,
Reliability.
Samenvatting
GaN-on-Si-technologie (d.i. AlGaN/GaN Hoge Mobiliteit Transistoren (HEMTs)
op Si substraten) toont veelbelovende eigenschappen en goede kostcompetitiviteit
voor toepassingen die het schakelen van hoge vermogens vereisen. Ondanks de
buitengewone prestaties en kostenvoordelen worden AlGaN / GaN HEMTs nog beperkt
door hun instabiliteit. In toepassingen waarbij hoge vermogens moeten geschakeld
worden, werken de GaN vermogencomponenten op hoge drainspanning tijdens de
UIT-toestand en bij een hoge gatespanning tijdens de AAN-toestand. Daarbij is een
goede betrouwbaarheid essentieel.
Dit proefschrift handelt over de degradatiemechanismen in het gebied rond de
gate van de transistor, die een rol spelen in de stabiliteit op lange termijn van
Au-vrije verrijkings-mode GaN vermogenstransistoren, inzonderheid van de twee
belangrijkste architecturen: de Metal-Insulator-Semiconductor HEMT of FET (MIS-
HEMT/MISFET) enerzijds, waarbij de AlGaN barriere gedeeltelijk of geheel wordt
afgeëtst en de AlGaN/GaN HEMT met p-gedopeerde gate (p-GaN) anderzijds.
Tijdsafhankelijke dielectrische doorslag (Time dependent dielectric breakdown of
TDDB) onder voorwaartse gatespanning en Positieve Bias TemperatuurInstabiliteit
(PBTI) worden waargenomen in MIS-HEMTs, die van het ontruimingstype zijn en MIS-
FETs, die van het verrijkingstype zijn. Het percolatiemodel en de Weibull distributie
worden gebruikt om de degradatiemechanismen van TDDB onder voorwaartse
gatespanning te begrijpen en op deze manier de levensduur te voorspellen. Wat
betreft de PBTI worden verschillende technieken gebruikt voor het karakteriseren
van de drempelspanning (VTH) hysteresis, en de dichtheid van grensvlaktoestanden
(Dit) en border traps in de transistoren met verschillende gate dielectrica. De
gebruikte technieken zijn o.m. een voorwaartse en achterwaartse ID-VG meting, een
frequentieafhankelijke conductantiemethode en een AC-transconductantiemethode.
Verder wordt een eMSM (extended-Measure-Stress-Measure) methode gebruikt om
de stress-herstel verschijnselen in MISFETs met volledig geëtste AlGaN barrière te
bestuderen. Er wordt een fysisch model voorgesteld, dat de experimentele gegevens
goed kan reproduceren en de oorsprong van PBTI kan verklaren.
vii
viii SAMENVATTING
In p-GaN gate AlGaN/GaN HEMTs wordt een temperatuursafhankelijkheid van de gate
doorslag onder voorwaartse spanning waargenomen en gekarakteriseerd. Vervolgens
wordt een fysisch model voorgesteld om het verschijnsel te verklaren. Tenslotte worden
ook de tijdsafhankelijke p-GaN gate doorslag onder voorwaartse gatespanning en de
PBTI in p-GaN gate AlGaN/GaN HEMTs bestudeerd. Mogelijke mechanismen worden
voorgesteld om de tijdsafhankelijke p-GaN doorslag en de negatieve VTH verschuiving
onder een positieve gatespanning te verklaren.
Sleutelwoorden: GaN-on-Si, HEMT, MIS-HEMT, MIS-FET, p-GaN, TDDB, PBTI,
Reliability.
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Introduction
The reliability of Gallium Nitride-based devices will be investigated in this thesis.
Gallium Nitride (GaN) is a III-V compound semiconductor with extraordinary
properties such as a wide band gap and its consequent large breakdown electric field,
high thermal stability, and good heat conductivity. In this first chapter, a general
overview of GaN-based devices will be provided, including their material properties,
device architectures, and reliability issues.
1.1 The birth of GaN-based devices
Although Gallium Nitride (GaN) was first synthesized in 1932 by W.C. Johnson et
al. [1], it was epitaxially grown on a sapphire substrate only in 1969 by Maurska and
Tienjen [2]. This successful demonstration attracted lots of attention regarding GaN-
based materials in semiconductor fields, especially for high operating temperature and
voltage applications, where wide bandgap materials are highly demanded. Until the last
decade of the 20th century, most of the efforts focused on improving the GaN crystal
quality and on developing a p-type GaN for light emitting devices (LEDs). Yoshida
et al. [3] made a breakthrough in showing that GaN crystal quality can be highly
improved by using a thin aluminum nitride (AlN) buffer layer, grown between GaN and
a foreign sapphire substrate when GaN is grown by molecular beam epitaxy (MBE).
Later, Amano et al. [4] developed the “two-step method” to grow GaN using metal
organic chemical vapor deposition (MOCVD). These two steps include an AlN layer
that was first grown at low temperature and a GaN layer that was grown afterward at
high temperature. Growing high-quality GaN materials in a MOVCD reactor fits the
industrial perspective regarding mass production. The same group also showed that
it is possible to obtain p-type GaN via low energy electron beam irradiation (LEEBI)
of magnesium (Mg) [5]. As referred to already, these breakthroughs on the epitaxial
growth have resulted in a revival of interest within the scientific community in the
GaN-based material system. In fact, since the early 1990s, this material has been the
subject of intense investigation both for optical and power electronic applications. In
1991, Khan et al. [6] observed a spontaneous formation of a two dimensional electron
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gas (2DEG) when a thin layer of aluminum gallium nitride (AlGaN) was epitaxially
grown on a GaN layer. Two years later, the same group introduced the first High
Electron Mobility Transistor (HEMT) based on the AlGaN/GaN material system [7].
On optoelectronics, Nakamura et al. [8] demonstrated the first high-brightness blue
(HB) double-heterostructure (DH) light emitting diode (LED) ( 2014 Nobel Prize in
physics was awarded to Isamu Akasaki, Hiroshi Amano and Shuji Nakamura for the
invention of blue light emitting diodes (LEDs)). Several years later, the same authors
also showed the first blue laser based on the GaN material system [9]. At this stage,
the performance of GaN-based devices was tremendously improved. Particularly for
optical applications, GaN-based devices have reached their technological maturity and
are at the stage of commercialization. In contrast, despite enormous progress reported
over the last 15 years, GaN-based devices for power electronic applications are yet to
reach their maturity. In fact, the GaN-based transistors for RF and power-switching
applications available in the market today operate only at a fraction of their potential,
which is most probably due to instability. Nevertheless, this fraction of the transistors’
total potential is still beyond other available Si- or III-V-based technologies, as will be
discussed in the next paragraphs.
1.2 Material properties
1.2.1 Comparison of semiconductor materials
The basic material properties for conventional (Si, GaAs) and Wide Band Gap (WBG)
semiconductors are shown in Table 1.1. GaN-based and SiC-based materials have
2-to-3 times larger bandgap (EG) than those of conventional semiconductors (Si, GaAs),
leading to high electric breakdown fields (Ebr is typically one order of magnitude larger
than conventional semiconductors). In addition, the wide bandgap of SiC and GaN
results in very low intrinsic carrier concentration (ni). Therefore, these materials could
theoretically have negligible leakage current up to 500oC. This property allows high
temperature operation without excessive leakage or thermal runaway, further reducing
cooling requirements. However, bulk GaN and SiC have a lower mobility than GaAs.
On the other hand, a 2DEG (two dimensional electron gas) can spontaneously be
formed at the AlGaN/GaN hetero-junction, allowing for high electron mobility and
high saturation velocity. The room temperature mobility of the 2DEG is typically
between 1200 and 2000 cm2/V1s1 [10], which is significantly higher compared to
the bulk GaN mobility. The 2DEG charge density (ns) of the AlGaN/GaN structure is
very high due to piezoelectric and spontaneous polarization-induced effects [11]. Due
to the wide band gap and high electron mobility, AlGaN/GaN high electron mobility
transistors (HEMTs) are promising for high-power and high-frequency applications.
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Table 1.1: Comparison of the material properties (Si [12], GaAs [12], 4H-SiC [13],
GaN [14] [15], and AlN [14] [15] [16]).
Si GaAs 4H-SiC GaN AlN
EG (eV) 1.1 1.4 3.2 3.4 6.2
r 11.7 13.1 10 9 8.5
µn(cm2/(V·s)) 1500 8500 800 900 300
Vsat (107cm/s) 1 1 2 2.5 1.4
Ebr (MV/cm) 0.3 0.4 3 3.3 12
Q (W/(cm·K)) 1.5 0.43 3.3 1.3 2
Ni (cm−3) 1x1010 1.8x106 9x10−7 1.9x10−10 9.4x10−34
Nc (cm−3) 2.9x1019 4.7x1017 1.6x1019 1.2x1018 6.2x1018
Nv (cm−3) 3.1x1019 7x1018 3.19x1019 4.1x1019 4.9x1020
1.2.2 Crystal Structures
GaN-based materials have three different crystal structures, i.e. zincblende, rocksalt,
and wurtzite. However, only the wurtzite structure shows thermodynamical stability
[17]. The most common growth direction of GaN epitaxial layers is along the c-axis
(Figure 1.1). Depending on the different growth conditions, GaN can either have a
Ga-face or N-face termination, as schematically shown in Figure 1.1. A different face
termination leads to different spontaneous polarization properties due to the charge
transfer from the strongly electronegative N and less electronegative Ga. Nowadays,
GaN-based devices are normally fabricated with Ga-face termination, which can be
easily obtained from a metal organic chemical vapor deposition (MOCVD) reactor.
Imec’s Au-free CMOS compatible GaN-on-Si technology focuses on the design and
fabrication of high performance Ga-face GaN-based devices. Therefore, this thesis will
only focus on Ga-face GaN-based devices.
Aluminum nitride (AlN), also of the III-V family, has a wurtzite structure and
spontaneous polarization property as well. Therefore, AlN material has also attracted
a lot of attention for high power applications. Both GaN and AlN are wide bandgap
materials, with bandgap as large as 3.4 eV and 6.2 eV, respectively. This property
results in a critical electric field of 3.3 MV/cm for GaN and 12 MV/cm for AlN [16].
On top of that, AlN can form thermal stable alloys with Ga. In particular, by tuning
the Al content into an AlGaN layer, it is possible to tune its bandgap: from 6.2 eV of
pure AlN (100% Al) to 3.4 eV of pure GaN (0% Al). GaN, AlN, and its alloy AlGaN
have different lattice constants, as shown in Figure 1.2. The higher the Al content, the
smaller the lattice constant. As will be discussed later, the lattice mismatch between
GaN and AlGaN is the origin of piezoelectric polarization when a AlGaN layer is
epitaxially grown on top of a GaN material. Spontaneous and piezoelectric polarization
properties are the fundamental mechanisms for forming AlGaN/GaN-based electronics.
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Figure 1.1: Schematic of the crystal structure of wurtzite Ga-face and N face GaN [17].
The arrow shows the direction of the polarization (P).
Figure 1.2: Energy bandgap in relation to the lattice constant of III-nitrides [19].
Additionally, it is worth mentioning that the chemical bonds of the III-N compound
material, such as GaN or AlN, are strong, leading to a very stable material. Moreover,
since GaN has the low intrinsic carrier density (10−10cm3), it becomes a conductor
(1015cm3) when the temperature is above 1300°C. However, Si reaches the same
conducting property at only 300°C [18]. This makes GaN intrinsically suitable for high
temperature electronic applications as well.
In summary, GaN and AlN are wide bandgap materials with spontaneous polarization
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Table 1.2: Comparison of substrate properties [20]. Note that lattice mismatch and
thermal mismatch are calculated by (Substrate-GaN/GaN).
Lattice
Constant
(Å)
Lattice
Mismatch
(%)
Thermal
Expansion
Coefficient
(10−6K−1)
Thermal
Mismatch
(%)
Thermal
Conductivity
(W/(cm·K))
GaN a=3.19 0 5.6 0 1.3
Sapphire a=4.75 49 7.5 33.9 0.5
SiC a=3.08 -3.5 4.2 -25 3.3
Si (111) 5.43 70 3.59 -35.8 1.5
properties. They have a maximum breakdown field that is above 3 MV/cm and 12
MV/cm, respectively. This feature, combined with the high temperature stability, makes
these materials suitable for high-voltage and high-temperature applications.
1.2.3 Substrates
The GaN epitaxial layer can be grown on different substrates, including GaN, SiC,
Sapphire, and Si. GaN-on-GaN would be a perfect choice due to the lattice match.
However, the cost and limited size of wafer (2 inch) remain the biggest challenges for
mass production. In order to solve these challenges, the GaN epitaxial layer is typically
grown on a large-size foreign substrate, such as sapphire (Al2O3), silicon carbide (SiC)
or silicon (Si), resulting in hetero-epitaxy. However, the thermal and lattice mismatch
pose a serious challenge on how to obtain a high quality GaN epitaxial layer (Table 1.2).
The dislocation density is typically within a range of 107 - 109 cm−2.
The GaN-based device was the first to have been demonstrated on a sapphire substrate,
which has the advantages of low cost as well as mechanical and thermal stability.
Despite still being used in optoelectronics, its low thermal conductivity (Table 1.2)
severely limits the power performance of sapphire-based GaN-based power electronic
devices. In comparison to sapphire, Si has better thermal conductivity and low cost
availability. However, due to the large lattice mismatch (Table 1.2), growing high
quality GaN on Si substrates is a big challenge. Nevertheless, by introducing a proper
buffer layer and optimizing the growth condition, growing high quality GaN layers
on a 8-inch Si substrate [21–24] has recently been demonstrated. This allows for the
implementation of the subsequent device processing in an already existing Si-based
processing environment, offering advances in terms of cost, reliable device processing,
and high throughput. Without a doubt, SiC is the best substrate to grow GaN (Table 1.2).
Due to the small lattice mismatch between SiC and GaN, high quality GaN films can be
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Figure 1.3: Schematic of an AlGaN/GaN heterostructure. On top of a thick GaN layer,
a thin layer of AlGaN is epitaxially grown. Due to the lattice mismatch between GaN
and AlGaN (a thin AlGaN layer is shown in (a)), a piezoelectric component (PPZ) is
added to the spontaneous polarization (PSP), as shown in (b). Since the GaN layer is
relaxed, only the spontaneous polarization (PSP) is present in this layer.
grown on SiC without introducing several buffer layers, as in the case on Si. In addition,
the excellent thermal conductivity on SiC (Table 1.2) allows for proper heat dissipation
when the GaN-based devices are under high power operation. Unfortunately, the SiC
substrate (>2000 Euro) is more expensive than Si (111) substrate. Consequently, this
has a considerable impact on the device cost, further limiting the use of GaN-based
technology grown on a SiC substrate.
1.2.4 AlGaN/GaN heterostructure and two dimensional elec-
tron gas (2DEG)
One of the most attractive points in GaN-based devices for power switching applications
is the natural existence of a two dimensional electron gas (2DEG) in the AlGaN/GaN
heterostructure. An AlGaN/GaN heterostructure can be formed by epitaxially growing
a thin AlGaN layer on top of a thick GaN layer, as depicted in Figure 1.3. Therefore,
due to the spontaneous and piezoelectric polarization, a two dimensional electron gas
(2DEG) is subsequently formed at the interface between the AlGaN barrier and the
GaN channel, the details of which will be described in the following.
GaN and AlN both present a strong spontaneous polarization (PSP) since N atoms are
strongly electronegative and Ga or Al atoms are less electronegative. Table 1.3 shows
MATERIAL PROPERTIES 7
Table 1.3: Lattice constant, relative dielectric constants, spontaneous (PSP),
piezoelectric coefficients (e33 and e31) and elastic deformation constants (C13 and
C33) for AlN, GaN and AlGaN in function of x = Al% content [17].
AlN GaN AlxGa1-xN
Lattice constant (Å) 3.11 3.19 -0.08x+3.19
Relative dielectric const. 9 9.5 -0.5x+9.5
PSP(C/m2) -0.081 -0.029 -0.052x-0.029
e33(C/m2) 5.43 70 0.73x+0.73
e31(C/m2) -0.60 -0.49 -0.11x-0.49
C13(Gpa) 108 103 5x+103
C33(Gpa) 373 405 -32x+405
the spontaneous polarization coefficients. The strong spontaneous polarization present
in these materials leads to the high spontaneous polarization coefficients reported in
Table 1.3.
A piezoelectric polarization (PPZ) component appears on GaN, AlN or AlGaN when
the material is strained. By using the parameters in Table 1.3, it is possible to directly
calculate this component for a strain along the a-axis (Figure 1.1) as follows [17]:
P PZ = 2
a− a0
a0
(e31 − e33C13
C33
) (1.1)
where the first component (a - a0 / a0) represents the in-plane strain, i.e. a0 is the
intrinsic lattice constant of the material and a is the resulted lattice constant induced by
the applied strain.
In the AlGaN/GaN heterostructure, the piezoelectric polarization appears only in the
AlGaN layer since it is under tensile strain; however the GaN layer is normally relaxed.
Therefore, the piezoelectric polarization component is calculated for an AlxGa1-xN
layer when grown on top of a GaN layer. In this case, since the AlGaN layer is under
tensile strain, the piezoelectric and spontaneous polarizations are parallel (Figure 1.3).
So, the piezoelectric and spontaneous polarizations have to be summed up [25].
The explicit calculation of the piezoelectric and spontaneous polarization present in
a generic AlxGa1-xN layer when grown on top of a GaN layer is reported in Figure
1.4. From this figure, it is possible to observe that the higher the Al content, the larger
the piezoelectric polarization component, which is caused by a larger lattice mismatch
with the GaN layer (Figure 1.4).
Consequently, the higher the Al content in the AlGaN layer, the larger the total
polarization. A polarization charge density (ρp) is associated with a gradient of
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Figure 1.4: Spontaneous (PSP) and piezoelectric (PPZ) polarization vs. Al content.
Since the AlGaN is under tensile strain, the two polarizations can be added [26].
polarization (P) in space (ρP = ∇P ). Therefore, at the abrupt interface AlGaN/GaN, a
fixed polarization charge should be induced. Considering the case of a tensile strain
AlxGa1-xN layer grown on top of a GaN buffer (Figure 1.3), a fixed positive induced
polarization charge appears at the interface of these materials (Figure 1.5) due to the
abrupt gradient in polarization between GaN and the tensile strain AlGaN layer. The
polarization induced charges scale with the Al content of the AlGaN layer (Figure 1.5)
since a higher Al content induces a larger polarization gradient at the interface.
The positive polarization-induced charges at the interface of AlGaN/GaN attract free
electrons, resulting in the spontaneous formation of a two dimensional electron gas
(2DEG) [17] at the AlGaN/GaN interface (Figure 1.6).
Although the polarization charges at the interface are fixed, the electrons of the 2DEG
are free to move. In addition, due to the band discontinuity between AlGaN and GaN,
electrons on the 2DEG are well confined into a quantum well, as schematically shown
in Figure 1.6(b).
The positive polarization-induced charges at the AlGaN/GaN interface might be
responsible for the tendency of electrons to be collected at the heterointerface. However,
Ibbetson et al. [27] have pointed out that these polarization charges could not be the
source of electrons. Several considerations can be made in order to elucidate the origin
of the 2DEG [27] with regard to the general AlGaN/GaN heterostructure. First, in
the absence of an external applied field, the heterostructure must be neutrally charged.
This indicates that all the charges present in the structure must be compensated. So, the
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Figure 1.5: Polarization-induced charges at the interface AlGaN/GaN as a function of
the Al content in an AlGaN layer [26].
contribution of the polarization-induced charges, caused by their dipoles to the total
space charge, is exactly zero. The second point is that the 2DEG cannot be generated
thermally from the GaN buffer since the buffer charges must be negative, otherwise the
electrons in the 2DEG would not be confined at the interface. Moreover, considering
a well-designed epitaxial layer, the buffer charges should be as small as possible. So,
they can be neglected. Therefore, by setting the buffer charges at zero and by canceling
the contribution of spontaneous, piezoelectric, and polarization-induced charges (since
they are dipoles), it is possible to obtain the following charge balance equation that
indicates the vertical neutrality (Figure 1.6 (a) and (c)):
σSURF + σ2DEG = 0 (1.2)
where it is assumed that a truly undoped AlGaN barrier layer is used. Otherwise, a
contribution from the ionized AlGaN doped charges must be taken into account.
Equation 1.2 clearly states that the total carriers present in the 2DEG (σ2DEG) must
be equal to the number of positive charges present at the AlGaN surface (σSURF), as
shown in Figure 1.6 (a) and (b). Therefore, this suggests that the source of electrons
can be found in ionized donor-like states present at the AlGaN surface. Consequently,
the formation of 2DEG is most probably due to donor-like surface states at the AlGaN
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Figure 1.6: Schematic of the charge distribution and band diagram of the AlGaN/GaN
heterostructure. Schematic of the AlGaN/GaN epilayer stack together with the induced
charges at the AlGaN surface and AlGaN/GaN interface (a) as well as the band diagram
of the AlGaN/GaN heterostructure (b). Note that the band discontinuity between AlGaN
and GaN results in a formation of the quantum well where the two dimensional electron
gas (2DEG) is confined (b). Therefore, the magnitude and sign of the charges present
in the structure are schematically illustrated (c).
surface. This is called the surface donor model. Note that recent publications [28] [29]
have revisited this model with taking into account buffer charges, interface charges,
and bulk gate dielectric charges, while the basic concept remains the same.
The surface donor model explains the experimental observation that the 2DEG can be
formed only beyond a critical AlGaN barrier thickness. For example, as shown in Figure
1.7 of the device with Al0.34Ga0.64N barrier, the 2DEG density approaches zero when
the barrier thickness is below ∼ 30 Å. It considers the specific example of an undoped
barrier (σAlGaN = 0) with a surface state at an energy ED below the conduction band
edge while assuming that this state is donor-like, i.e. neutral when occupied, positive
when empty. Therefore, nS depends on occupancy of the surface donor state (σSURF)
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Figure 1.7: The room temperature 2DEG density when measured as a function of
Al0.34Ga0.64N barrier thickness. The curve is the least square fitted to 15 nm data of
the surface donor model’s equation (inset) [27].
and its energy relative to the Fermi level, EF. If the state is sufficiently deep (below EF),
there is no 2DEG since σSURF=nS=0 (Figure 1.8). However, since there is a constant
electric field in the AlGaN barrier due to the unscreened polarization dipole, EF-ED
decreases as barrier thickness increases. Beyond the critical thickness of the AlGaN
barrier, the donor energy can also reach the Fermi level. Partially-unfilled surface
donors become a positive surface charge. Then, 2DEG is created in order to maintain
the charge neutrality (Figure 1.8(b)) [27].
Furthermore, it is also possible to analytically calculate the critical barrier thickness at
which the 2DEG starts forming, as laid out in the following [27]:
tCR = ε
ED −∆EC
qσPOL
(1.3)
where ε is the AlGaN relative dielectric constant (Table 1.3), σPOL is the polarization
induced charge at the AlGaN/GaN interface (Figure 1.7), ∆EC is the AlGaN/GaN band
discontinuity (Figure 1.6), and ED is the energy level of the surface donors (Figure
1.8).
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Figure 1.8: Schematic band diagram of the surface donor model with the undoped
AlGaN barrier thickness (a) less than, and (b) greater than, the critical thickness of the
2DEG’s formation [27].
Figure 1.9: The minimum AlGaN thickness (tCR) (left scale) that allows for the formation
of the 2DEG at the AlGaN/GaN interface in function of the Al content present in the
AlGaN for two different surface configurations (with and without surface donors). The
resulting 2DEG density (right scale) for the 10-nm-thick AlGaN layer is calculated by
means of the surface donor model [27] in function of the Al contents [26].
From equation 1.3, the larger the polarization-induced charge density (σPOL), the
smaller the critical barrier thickness for the 2DEG formation that could be obtained
(Figure 1.9).
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Eventually, when tAlGaN is larger than tCR, it is also possible to calculate the 2DEG
carrier density (ns) based on the surface donor model [27], as follows:
qns = σPOL(1− tCR
tAlGaN
) (1.4)
where tAlGaN is the AlGaN thickness as indicated in Figure 1.6.
From Figure 1.7, this model correctly predicts that the 2DEG density will rapidly
increase once the critical barrier thickness is exceeded before the 2DEG gradually
saturates at σPOL/q for t » tCR.
Furthermore, the model introduced by [27] can be extended to the ideal case of an
AlGaN surface where the only available occupied states are in the valence band (no
surface states) (Figure 1.9). In this case, the 2DEG can exist once the AlGaN barrier
is thick enough for the valence band to reach the Fermi level at the surface. Then,
electrons can be transferred from the AlGaN valence band to the GaN conduction band,
leaving behind a surface hole gas. The solution of the Poisson equation for this case
is similar to the surface donor case, except that the critical thickness is determined by
EGAlGaN, i.e. the AlGaN band gap, instead of ED in equation 1.3.
Figure 1.9 shows the minimum critical thickness and resulting 2DEG in the ideal case
of no surface donors, as well as the case of surface donors located in the middle of the
AlGaN band gap.
From the whole discussion above, it is clear that the 2DEG density is strongly influenced
by the thickness and Al content of the AlGaN barrier. Ideally, growing a thicker AlGaN
barrier with a higher Al content leads to higher 2DEG density, e.g. the extreme case
of pure AlN. This would also result in a larger bandgap discontinuity at the interface,
further providing a better carrier confinement.
Unfortunately, the AlGaN barrier layer starts to relax by cracking when the AlGaN
barrier is beyond the critical thickness [30]; this phenomenon lowers the piezoelectric
components and consequently reduces the 2DEG concentration.
Furthermore, this critical thickness is a function of the Al content: the higher the
Al content, the lower the critical thickness (Figure 1.10). This means that a tradeoff
between the Al content and final thickness of the AlGaN barrier layer needs to be taken
into account.
Typically, the Al content and thickness of AlGaN barrier layers are typically found
within a range of 15 to 35% and 10 to 30 nm, respectively. Nevertheless, this still results
in a very large 2DEG density (close to 1×1013 cm−2), as calculated before (Figure 1.9).
Such a high carrier density is also routinely measured in imec’s AlGaN/GaN epilayers,
confirming experimentally the predicted values from the surface donor model.
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Figure 1.10: Comparison of measured (data points) and calculated (lines) critical
thicknesses for strain relaxation in the AlxGa1-xN/GaN heterostructure [31].
1.3 Device architectures and processes
1.3.1 AlGaN/GaN High Electron Mobility Transistors (HEMTs)
The spontaneous formation of a sheet of free-moving electrons (2DEG) when a thin
layer of AlGaN is epitaxially grown on top of a GaN layer has been extensively
discussed in the previous sections. Due to the high carrier concentration and the
high mobility guaranteed by the unintentional doped structure, the 2DEG works as an
ideal transistor channel. Therefore, an AlGaN/GaN High Electron Mobility Transistor
(HEMT) was first demonstrated in [7], where the 2DEG is present at the interface
between the AlGaN and GaN buffer. AlGaN/GaN HEMT is a three-terminal device,
which has a Schottky metal gate and an Ohmic contact on the drain and source electrode.
The current between source and drain contact can flow through the two dimensional
conducting channel (Figure 1.11 (a)). The channel is controlled by applying a gate
voltage that can locally deplete it, thereby interrupting the conduction (Figure 1.11
(b)). Later on, more and more groups [11] [32] [33] have reported high performance
AlGaN/GaN HEMTs for RF as well as for high power applications. It is worth noting
that AlGaN/GaN shows a depletion-mode characteristic, which has a negative VTH
(VTH<0) and thus needs a negative gate bias to deplete the channel.
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Figure 1.11: Schematic drawing of an AlGaN/GaN HEMT and its working principle
under (a) ON-state and (b) OFF-state condition.
1.3.2 AlGaN/GaN Metal-Insulator-Semiconductor High Electron
Mobility Transistors (MIS-HEMTs)
Conventionally, the Schottky gate AlGaN/GaN HEMTs (Figure 1.12 (a)) suffer from
high gate leakage currents under both ON-state and OFF-state conditions due to the
typical Schottky gate leakage current and the surface charge current by the surface
defect charge [34–37]. Therefore, high forward gate leakage current limits the
possibility to apply a high gate voltage in AlGaN/GaN HEMTs. Considering the
DC power consumption, it is necessary to reduce the gate leakage current under the
OFF-state. For power switching applications, AlGaN/GaN HEMTs need to have a
gate bias swing as large as possible (e.g. more than 5V of the gate bias swing in
silicon-based power devices) in order to switch quickly from an OFF-state (a large
drain bias and a negative reverse gate bias) to an ON-state (a large forward gate bias).
To achieve such a low leakage current, inserting a gate dielectric between the gate metal
and AlGaN barrier can efficiently suppress the gate leakage issue, which is normally
called AlGaN/GaN Metal-Insulator-Semiconductor High Electron Mobility Transistors
(MIS-HEMTs) (Figure 1.12 (b)). AlGaN/GaN MIS-HEMTs have been demonstrated
with different gate dielectrics, such as MOCVD grown in-situ SiN [38] [39], LPCVD
SiN [40], Al2O3 [41], HfO2 [42], etc.
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Figure 1.12: Schematic of a Schottky gate AlGaN/GaN HEMT(a) and a AlGaN/GaN
MIS-HEMT(b).
1.3.3 E-mode AlGaN/GaN-based technologies
The natural form of GaN-based devices is a normally-on or depletion mode (D-mode)
device, as mentioned before. Although these type of devices can be used in power
semiconductor systems by means of special gate drivers or in a cascode package
solution, the market demands for normally-off or enhancement mode (E-mode) devices
due to a practical consideration to avoid the failure of the gate drivers, which could
destroy the entire system when the device cannot be switched off. So far, there have
been several approaches to realize an enhancement mode operation; these include a
recessed gate structure [23, 43–46], p-GaN gate [47–50], p-AlGaN gate [51], fluoride-
based plasma treatment [52], the piezoneutralization layer [53], floating charges [54],
the metal–oxide–semiconductor field-effect transistor structure [55] [56], etc. (Figure
1.13 [57]).
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Figure 1.13: The approaches to realize enhancement mode GaN device [57].
E-mode GaN MIS-FETs with recessed gate process
A recessed gate technique is considered the most straightforward approach to obtain an
enhancement mode characteristic. The 2DEG under the gate is reduced once the AlGaN
barrier is below a critical thickness (Figure 1.9), which can “easily” be realized by a
well-controlled etching process. In order to gain a sufficient high VTH, a completely
gate recessed etching through the AlGaN barrier (even deep into the GaN channel)
(Figure 1.14) is preferred [23] [58] although the ON-resistance (Ron) could increase
due to the reduction of 2DEG under the gate. Gate recessed approaches are generally
combined with a gate dielectric deposition in the gate recessed area to suppress the
gate leakage issue. Unlike the MIS-HEMTs, where the gate dielectric is on top of the
AlGaN barrier (Figure 1.12 (b)), such kind of device structure is typically referred to
as GaN Metal-Insulator-Semiconductor Field-Effect-Transistors (MIS-FETs).
Figure 1.14: Schematic of fully recessed gate GaN MIS-FET.
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Figure 1.15: Simulated band structure at the gate position for a device with GaN buffer
(thin, blue) and a device with Al0.05Ga0.95N buffer (bold, red). Schematic cross section
of the p-GaN gate GaN transistor (inset) [47].
E-mode p-GaN gate AlGaN/GaN HEMTs
The p-GaN gate AlGaN/GaN HEMT was first demonstrated by Hu et al. [59] to be
capable of achieving an enhancement mode characteristic. Afterwards, more and more
research groups [47, 49, 50, 60] also reported E-mode p-GaN gate HEMTs. Figure
1.15 shows a typical p-GaN AlGaN/GaN HEMTs. The p-GaN gate is able to lift the
potential well of the transistor channel (the interface between AlGaN and GaN) out
of the Fermi level, resulting in an enhancement mode characteristic. Please note that
not only a Ohmic gate metal [47] but also a Schottky gate metal [60] on top of p-GaN
barrier is able to realize an E-mode characteristic. Although both architectures lead to
an E-mode characteristic, the device with a Schottky gate metal has been demonstrated
with a low gate leakage current [60]. However, the detailed study on the device phyics
is lacking and worth an in-depth research.
Not only the p-GaN gate but also the p-AlGaN gate (on top of the AlGaN barrier) is
able to lift up the Fermi level. Uemoto et al. [51] demonstrated the p-AlGaN gate
AlGaN/GaN HEMT, which is also called the gate injection transistor (GIT), as shown
in Figure 1.16.
Other E-mode technologies
Several other E-mode technologies, e.g. fluoride-based plasma treatment [61], the
piezoneutralization layer [53], the metal–oxide–semiconductor field-effect transistor
structure [55] [56], floating charges [54], etc., have been proposed. The fluorine ions
DEVICE ARCHITECTURES AND PROCESSES 19
Figure 1.16: Schematic illustration of the p-AlGaN gate AlGaN/GaN HEMTs [51].
are able to introduce acceptor-like negative charges deep into the AlGaN barrier, further
lifting up the band diagram to realize an E-mode characteristic. However. the instability
of these negative charges results in a VTH shift. MIS-HEMTs with a piezoneutralization
layer can achieve an enhancement characteristic without being fully gate recessed [53].
However, this concept has not widely been applied into the GaN community, which is
most probably due to the complicated design and control of the Al content in the AlGaN
barrier and the difficulty of achieving a high VTH. The metal–oxide–semiconductor
field-effect transistor structure [55] [56] shows a high VTH and high breakdown voltage.
However, the low IDS (due to the low inversion channel mobility) limits the the device’s
performance. The floating charges [54] concept can achieve a high VTH. However, the
injected electrons into the gate dielectric are not stable at a high temperature, further
exacerbating the instability of VTH.
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1.3.4 Imec’s Au-free CMOS-compatible E-mode technologies
At imec, there are two main tracks for E-mode technologies: 1) recessed gate MIS-
FETs and 2) p-GaN gate HEMTs. The main steps for the device fabrication are shown
in Figure 1.17. A schematic of these devices and a brief description are shown in the
following.
Figure 1.17: Process flow for a recessed gate MIS-FET and p-GaN HEMT [62].
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E-mode recessed gate MIS-FETs
As mentioned before (Figure 1.14), recessing in the gate region is able to reduce
the 2DEG under the gate region, further leading to an E-mode characteristic. One
of imec’s E-mode technologies is to focus on the development of low damage and
well-controlled recessed etching as well as low interface state density and high quality
gate dielectric deposition for recessed gate MIS-FETs. A schematic of this device
is shown in Figure 1.18. The different gate dielectrics, including RTCVD (Rapid
Thermal Chemical Vapor Deposition) SiN, ALD (Atomic layer deposition) Al2O3, and
PEALD (Plasma-Enhanced Atomic Layer Deposition) SiN, are deposited to compare
the transistor’s performance and reliability.
Figure 1.18: Schematic of E-mode recessed gate MIS-FETs.
E-mode p-GaN gate AlGaN/GaN HEMTs
The other main track at imec to develop an E-mode GaN-based power device is to
focus on p-GaN gate AlGaN/GaN HEMTs. Two different gate metals, i.e. Ohmic
metal gate [47] [49] and Schottky metal gate [60] have been used in p-GaN HEMTs.
In order to develop low gate leakage current devices, imec focuses on the development
of p-GaN gate HEMTs with a Schottky gate metal. A schematic of the device is shown
in Figure 1.19.
Figure 1.19: Schematic of E-mode p-GaN AlGaN/GaN HEMTs.
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1.4 Overview of reliability issues in GaN power
devices
1.4.1 Introduction
A comprehensive understanding of degradation mechanisms and the related detrimental
effects on GaN-based transistors is essential for the design of more effective devices
as well as for improving their robustness under operation conditions. Therefore, GaN-
based devices need to be examined using various reliability tests in order to verify their
capabilities for power switching applications. As schematically shown in Figure 1.20,
a power device continuously switches from an OFF-state to an ON-state condition.
Therefore, the stability of GaN-based devices needs to be tested in regions, such as
ON-state, OFF-state, and SEMI-ON state. In this chapter, we will give a detailed
review of reliability-related issues in GaN-based power switching devices.
Figure 1.20: Schematic of ID–VD curve of a hard-switching transition between ON/OFF
state with an inductive load.
1.4.2 OFF-state related reliability issues
Under an OFF-state condition, the device is biased at a high drain voltage under the
cut-off condition, as shown in Figure 1.20. Due to a high electric field on the drain
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side, such bias condition could induce various instabilities, such as current degradation,
high leakage current, and gate degradation.
Current degradation after a high voltage OFF-state, i.e. Current Collapse or
Dynamic RON
The most well-known stability issue under OFF-state condition is current degradation,
which is typically called current collapse in the GaN community, as shown in Figure
1.21. When the device is switched from an OFF-state (at a high drain bias) to an
ON-State (at a low drain bias), the ON-resistance increases. The increase of the ON-
resistance can gradually recover. This phenomenon is attributed to trapping issues at the
surface [63] or in the buffer [64]. Such current degradation was first discovered in RF
GaN-based devices and highly limits the output-power density [65]. In power switching
applications, this phenomenon is also refereed to as dynamic RON [66]. A critical
requirement for high efficient power electronics is to keep a low ON resistance (RON)
when switching from a high-voltage OFF state, e.g. VDS>200V, to a low-voltage ON
state. This issue leads to an increase in the dynamic ON resistance after an OFF-to-ON
switching event. RON can remain high from nanoseconds (ideal case) to milliseconds
or even longer [67].
Figure 1.21: Current degradation (dynamic RON) in AlGaN/GaN transistors after a
high voltage OFF-state.
Vetury et al. [63] have proposed a ’virtual gate’ model to explain such current
degradation. This degradation mechanism can be explained as follows: during a
negative gate bias, electrons flowing from the gate electrode are captured by the empty
surface states at the area between the gate and drain, as shown in Figure 1.22. These
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Figure 1.22: Schematic of the charge distributions in the fresh device (a) and model of
the device showing the location of the virtual gate (b) [63].
electrons, trapped by the surface states, result in a virtual gate due to the reduction
in the amount of net positive charges at the surface in donor-like states, leading to a
decrease in the drain-source current and transconductance.
There are two mechanisms that allow electrons to be trapped by the surface charge: 1)
Electrons could tunnel from the gate into the surface states [63] [68] [69]. 2) Under a
high drain voltage, hot electrons in the channel could overcome the potential barrier of
the AlGaN barrier, further trapping them at the surface [70] [71].
It is worth mentioning that, under a high electric field, bulk traps can also be one of
the dominant aspects for the current collapse, which is typically called buffer-related
current collapse [64]. Buffer-related current collapse is most probably due to electron
injection into the buffer followed by trapping at deep levels. These deep levels are
a necessary requirement for device operation since they suppress buffer leakage and
short channel effects [72]. The GaN buffer originally provided the insulating property,
further leading to outstanding device performance [72]. Recently, AlGaN/GaN HEMT
devices have often preferred to use extrinsic deep-level dopants to improve the buffer’s
insulating properties, which is partly due to the convenience of monitoring and better
control during growth. The two widely used buffer dopants are iron (Fe) and carbon
(C). The electrons can be trapped by these extrinsic deep-level dopants, leading buffer-
related current collapse. The concept of virtual gate can also be applied to explain the
trapping phenomena by the GaN-buffer layer, as shown in Figure 1.23. Note that it
is shown in [73] and again in [64] that the distribution and density of dopants have a
strong impact on current collapse. Furthermore, the buffers with optimized layers [74]
and the distribution and density of dopants [75] can improve this issues.
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Figure 1.23: Schematic of the surface and bulk virtual gate concept, showing the
trapping phenomena at the surface or GaN buffer, respectively [68].
Figure 1.24: The change in normalized IDmax, RD, RS, IGstress, and IGoff as a function
of stress voltage in a step-stress experiment under VDS = 0 (VDG = 10−50 V in 1-V
steps) [76].
OFF-state time-dependent gate edge degradation
When a high reverse bias voltage is applied to the gate (with VS=VD=0V), degradation
in electrical characteristics, including an increase in gate leakage, current degradation,
an increase in drain and source parasitic resistance, and a decrease in DC saturation
current IDSS, has been observed [76–79]. Figure 1.24 shows an example of such
degradation under a high reverse bias voltage. This is mainly due to the generation of
defects at the gate edges, where the electric field is higher. A typical simulated example
is shown in Figure 1.25.
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Figure 1.25: Simulated surface electric distributions along the AlGaN/GaN interface
for a HEMT at VGS=-5V [80].
By using a reverse gate bias step-stress experiment, Meneghesso et al. [81] illustrated
the creation of localized damage, inducing several sudden “jumps” in the leakage
current, with each “jump” corresponding to the creation of a new breakdown point.
This leads to a very noisy leakage current. Such features are similar to the phenomenon
of time-dependent dielectric breakdown in conventional metal-oxide-semiconductor
(MOS) transistors, as shown in Figure 1.26.
Figure 1.26: (Color online) During stress (for |VG|<30 V), the gate current decreases
monotonically during each step. At a certain step (for VG=-30 V), gate current becomes
noisy, indicating that the device is about to degrade. Degradation is detected as a
non-recoverable increase in gate current (see step at VG=-35V and beyond). Inset:
schematic representation of the adopted stress conditions [82].
Marcon et al. [79] found that gate degradation occurs under a low gate voltage, which
has a strong voltage-accelerated kinetics and weak-temperature dependence. Marcon et
al. [79] also showed the time dependency of gate degradation (Figure 1.27) and applied
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Figure 1.27: Gate current monitored on 48 devices subjected to TDB experiments [79].
time-dependent dielectric breakdown (TDDB) methodology to asses the GaN-based
technologies under an OFF-state condition. By means of a statistical study, the time-
to-failure can be fitted with a Weibull distribution (Figure 1.28), showing a low β ∼
0.55 at 273K and 473K. Furthermore, a power-law model was used to extrapolate the
lifetime, as shown in Figure 1.29.
Figure 1.28: Weibull plot of the time-to-breakdown (tBD) distributions for the 3 TDB
gate voltage conditions at different temperatures [79].
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Figure 1.29: Extrapolation of the tBD towards low bias conditions at 298K (black)
and 437K (red), with an example of lifetime extrapolation towards low percentage
failures [79].
1.4.3 SEMI-ON state related reliability issues
As shown in Figure 1.20, during the OFF-state to ON-state transition, especially hard
switching, the transistor could operate at the critical current-voltage conditions where
very high voltage and relatively high current level happen at the same time. This may
lead to the generation of highly energetic electrons (hot electrons) which can cause
not only long-term reliability issues [71] [83] but also enhance charge-trapping effects,
leading to an instantaneous drop in dynamic performance [84].
In addition to the RON increase caused by high drain voltage in the OFF-state, Figure
1.30 shows a further worsening in the RON in the SEMI-ON-state when VG,Q>VTH
(IDS>10mA/mm). As shown in Figure 1.30(b), the RON increases as the drain current
(IDS) increases when the VG is large than∼ -4V ( since the VTH of this sample is∼ -4V,
the drain current (IDS) starts conducting once the VG is large than ∼ -4V). Therefore,
the high correlation of the RON and the drain current density suggests that a further
worsening in the RON is most probably due to a combination of high drain voltage
and high source-to-drain current. In addition to the RON increase, this paper has also
observed around 400mV VTH shift.
Braga et al. showed that an appreciable density of electrons (conventionally referred to
as hot electrons) can gain enough energy to overcome the 2DEG confinement even with
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Figure 1.30: Pulsed ID–VD characteristics acquired with constant quiescent VD,Q,
and multiple quiescent VG,Q. Dynamic RON increase worsens as VG>VTH (a). Good
correlation between IDS and dynamic RON increase suggests the influence of hot-
electron-related trapping mechanism (b) [85].
moderated drain voltages. They are consequently deflected into the epitaxial structure,
where they are trapped at crystallographic defect-states [86].
In sum, during SEMI-ON condition, the electrons accelerated by the electric field get
trapped not only in the gate–to-drain access region but also underneath the gate region
(Figure 1.31).
1.4.4 ON-state related reliability issues
In the past 20 years, a lot of literature has reported on the ON-state related reliability
issues in Si CMOS and other advanced technologies, such as III-V, SiGe, etc. From
these experiences, there are two main issues under the ON-state condition: 1) Forward
gate bias time-dependent dielectric breakdown (TDDB) and 2) VTH hysteresis after a
positive forward-reverse gate sweep. However, these issues are less systematic being
studied in GaN-based transistors, as shown in Figure 1.32. In order to develop long-
term stability of E-mode GaN power devices, ON-state stability ought to be taken into
account. Therefore, this thesis will focus on exploring the instabilities under ON-state
conditions, and will further propose the physical mechanisms for understanding such
instabilities.
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Figure 1.31: During SEMI-ON-state, hot-electrons can overcome the 2DEG
confinement due to a combination of high drain voltage and high drain current being
further injected and trapped into epitaxial defect-states [85].
Figure 1.32: During ON-state condition, electrons get trapped by interface states,
border traps, or defects inside the gate dielectric, leading to VTH instabilities [85].
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1.4.5 Conclusion
The reliability issues in GaN power devices have been reviewed. These issues have
been divided into three parts: 1) OFF-state reliability, 2) SEMI-ON state reliability,
and 3) ON-state reliability.
Regarding the OFF-state reliability, the OFF-state bias condition leads to the following
issues: 1) current collapse and 2) OFF-state time-dependent gate edge degradation
With regard to the SEMI-ON state reliability, dynamic RON and VTH shift could be
observed at the same time.
As to the ON-state reliability, the relevant literature is rather limited and a systematic
exploration is thus necessary, especially for the E-mode GaN-based devices. Therefore,
this thesis will focus on the ON-state reliability in E-mode GaN-based devices.
1.5 Thesis content overview
1.5.1 Thesis objective
An overview of GaN-based material properties, device architectures, and reliability
issues, has been discussed. It is commonly accepted that GaN-based devices show
promising characteristics for power switching applications. However, the stability of
GaN-based devices remains the main obstacle towards advancing to the level of mass
production. Therefore, this thesis focuses on an exploration of the instability issues
as well as understanding the degradation mechanisms, especially the issues related
to the gate regions in recessed gate MIS-HEMTs/MIS-FETs and p-GaN AlGaN/GaN
HEMTs.
1.5.2 Thesis outline
This thesis is arranged into the following chapters:
Chapter 2: Methodologies for exploring the reliability issues under the gate
This chapter provides an overview of the methodologies used in this thesis to explore
the issues under the gate. First of all, in order to understand the strength of the gate
dielectrics, time-dependent dielectric breakdown (TDDB) measurements are used.
Detailed procedures and methodologies that include the statistic tools, such as Weibull
distributions and lifetime calculations, are discussed. Secondly, in order to understand
the mechanisms of VTH hysteresis, interface characterization is needed. A frequency-
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dependent conductance method is used to evaluate the conductance dispersion, further
calculating the Dit with respect to the different trap levels. Thirdly, an advanced
PBTI (positive bias temperature instability) technique, i.e. eMSM (extended-Measure-
Stress-Measure), is used to study the stress-recovery phenomenon. By using this
technique, VTH hysteresis (with respect to different stress time and relaxation time) can
be collected.
Chapter 3: Stability of D-mode AlGaN/GaN MIS-HEMTs on a 150mm Si
substrate
D-mode AlGaN/GaN MIS-HEMTs with a bi-layer gate dielectric (in-situ SiN/Al2O3)
have been successfully developed at imec for power switching applications. However,
the ON-state reliability remains uncertain, including the time dependent dielectric
breakdown and the forward gate bias stress, which are the main focus of evaluation in
this chapter.
Chapter 4: Stability of E-mode recessed gate GaN MIS-FETs on a 200mm Si
substrate
In order to develop E-mode GaN-based devices, recessed gates are used. However,
recessing into the AlGaN barrier or GaN channel and non-native gate dielectric
deposition might raise instability issues. Therefore, this chapter focuses on an
exploration of the instability issues in D-mode recessed gate MIS-HEMTs and E-
mode recessed gate MIS-FETs. Different reliability issues, including time dependent
dielectric breakdown, VTH hysteresis, and positive bias temperature instability (PBTI),
are evaluated. The degradation mechanisms to explain these instabilities are proposed .
Chapter 5: Stability of E-mode p-GaN AlGaN/GaN HEMTs on a 200mm Si
substrate
The other important architecture for developing an E-mode characteristic is the p-
GaN gate on top of the AlGaN barrier. However, the p-GaN AlGaN/GaN HEMT is
a relatively new concept, such that the reliability issues in this structure need to be
explored. Therefore, this chapter focuses on the following: 1) the forward gate bias
breakdown mechanisms and 2) the preliminary high forward gate bias stress.
Chapter 6: Conclusion and outlook
The final chapter summarizes the main results and contributions of this thesis.
Furthermore, the suggestions for future research are briefly discussed.
Chapter 2
Methodologies for exploring reliability issues
under the gate
2.1 Introduction
This chapter reviews the methodologies used in this thesis to explore the issues under
the gate. First of all, an overview of time-dependent dielectric breakdown (TDDB)
methodologies, including the tBD extraction, percolation model, Weibull distribution,
and lifetime calculation, are present. Secondly, a frequency-dependent conductance
method is reviewed. This method is used to evaluate the conductance dispersion,
further calculating the Dit with respect to the different trap levels. Thirdly, an advanced
technique, i.e. eMSM (extended-Measure-Stress-Measure), is reviewed to study the
PBTI with respect to different stress time and relaxation time.
2.2 Time-dependent dielectric breakdown (TDDB)
experiment
2.2.1 Time-to-breakdown
Time-dependent dielectric breakdown has been extensively studied over the past
decades in different technologies, e.g. Si-based, III-V, SiGe, etc., with different
gate dielectrics, i.e. SiO2, HfO2, etc. [87] [88]. It has become one of the necessary
reliability evaluations for studying the transistor’s stability. Time-dependent dielectric
breakdown (TDDB) experiments typically perform a CVS (Constant Voltage Stress) or
CCS (Constant Current Stress) on a certain number of transistors or capacitors while
monitoring current (voltage) variations with respect to time. In the case of CVS, the
monitored current could suddenly increase after a period of stress time, as shown in
Figure 2.1. This indicates that the gate dielectric loses its insulating properties and
the time for this sudden increase is conventionally indicated as time-to-breakdown
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(tBD). When biasing at a high gate voltage, the high electric field induces a gradual
degradation of the oxide, resulting in a sudden increase in its leakage current after a
certain period of time (Figure 2.1). In the case of thick oxides (> 5nm; Figure 2.1 (a)),
this phenomenon is followed immediately by the destruction of the dielectric layer
(hard breakdown) due to thermal damage. On the other hand, for thin oxides (< 5nm;
Figure 2.1 (b)), increases in the leakage current and its noise level, which indicate a
"soft breakdown", can be observed before the dielectric destruction [87].
Figure 2.1: Current through an oxide during constant voltage stress (CVS) in the
case of thick (a) and thin (b) oxide thickness [88]. In the case of thin oxide (b), soft
breakdown, which shows the gate leakage current increases and becomes noisy, occurs
before the final destructive breakdown. In the case of thick oxide (a), only the final
destructive breakdown (hard breakdown) is observed.
Figure 2.2: Schematic of the formation of percolation during a CVS [26].
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Time-dependent dielectric breakdown has been well explained by the percolation
model [87], as shown in Figure 2.2. Initially, there are no defects inside the oxide
(Figure 2.2 (a)). The leakage conduction mechanism in SiO2 dielectric is mainly due to
Fowler–Nordheim tunneling or direct tunneling. During a stress, a random creation of
traps occurs; each trap can be modeled with a sphere of radius r (Figure 2.2 (b)). A
sphere of two traps could form a conduction path when the two traps overlap (Figure 2.2
(c)). After a certain period of stress time, more and more random traps are generated
(Figure 2.2 (d)), and a percolation path is formed between the anode and cathode.
Under this situation, electrons can flow via this conduction path, leading to a sudden
increase in the current, further resulting in oxide breakdown.
Figure 2.3: Schematic of the current-time traces and its noise during a CVS. Time-
to-breakdown (tBD) can be extracted based on different tBD definitions: 1) tBD_a is
extracted when the current increases beyond a threshold (Ithreshold); 2) tBD_b is extracted
when a current step is larger than a defined value (∆I); and 3) tBD_c is extracted when
the noise of the current goes beyond a threshold (Nthreshold) [26].
The tBD values are extracted from the recorded current-time (I-t) trace during a stress.
This can be performed by means of a manual extraction or using special software. At
imec, automatic TDDB data analysis "TeDDy Bear" has been developed to address
this issue. There are different ways to extract the tBD-values [88], which is mainly due
to the different definitions of tBD. As schematically shown in Figure 2.3, tBD can be
defined:
a) when the monitored current increases beyond a defined current threshold (Ithreshold);
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b) when the monitored current presents a step (∆I) higher than a defined value;
c) when the noise level of the monitored current increases beyond (Nthreshold) a certain
value.
The easiest method is the first detection (a), which is used to detect the hard breakdown
phenomenon rather than the soft breakdown phenomenon. However, the formation of
single or multiple breakdown paths is not clear in the first detection method. Therefore,
this extraction method (tBD_a) in Figure 2.3 cannot indicate precisely the formation
of the first percolation path. The second detection method (b) is used to detect the
first current step beyond a defined criterion. This method could identify the time for
forming the first percolation path (tBD_b) in Figure 2.3 if and only if a proper criterion
(step-height) for detection is defined. Please note that this defined criterion is empirical
for each experiment, which needs to be carefully selected. The third detection method
(c), the most complicated one, is used to detect the noise of the I-t since the first
percolation leads to an increase in the noise (Figure 2.3). The tBD is extracted when the
noise amplitude is higher than a defined threshold value. Normally, the tBD extraction,
based on the current step analysis (b), has been widely used. A specific software
("TeDDy Bear") has been created and optimized to implement this method [89].
2.2.2 Statistical properties and data analysis
In the previous section, the phenomenon and physical mechanism of TDDB as well as
the extraction of tBD-values from experimental I-t traces have been discussed. Under the
applied stress condition, these tBD data from the extraction represent the time necessary
to form the first percolation path on each measured sample. In a realistic case, the
percolation path is not formed at the same time (identical tBD) in each device, as in the
case of the identical light bulbs which would not fail at the same time. Actually, the
tBD is a statistically distributed parameter, which can be plotted in a histogram plot.
However, the cumulative failure distribution function F(t) is more useful for providing
a further in-depth analysis, which can be calculated from an appropriate fitting of the
cumulative distribution of the tBD values. Generally, the cumulative failure distribution
function F(t) describes the probability that a device fails at or before a certain generic
time t; F(t) can assume values between 0 and 1. Since everything will fail in the end,
F(t) tends towards 1 while t approaches infinite. In the specific case of gate dielectric
degradation, F(t) indicates the probability for the formation of a percolation path before
or at the time t under a given stress condition. The tBD-data of SiO2 dielectric have
been shown to be distributed according to the Weibull statistic [87–89]. The cumulative
Weibull distribution function F(t) is defined as follows:
F (t) = 1− exp[−( t− γ
η
)β ] (2.1)
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where β is the shape parameter, η is the scale factor or 63.2% value, and γ is the time
delay or burn-in time (in most of the experiments γ = 0). Assuming γ = 0, the Weibull
failure distribution can easily be rewritten as:
ln[−ln(1− F (t))] = βln(t)− βln(η) (2.2)
A plot of ln(-ln(1-F(t)) vs. ln(t) yields a straight line with a slope β and intercept ln(η),
which can be calculated from a suitable fitting. A semilog plot of ln(-ln(1-F(t)) vs ln(t)
is commonly called Weibull plot. In order to estimate the function F(t), it is necessary
first to calculate the cumulative failure distribution of the tBD data F(tBD_i). This starts
with ordering the tBD from the smallest to the largest value, followed by applying an
appropriate ranking algorithm. The most appropriate ranking algorithm is the median
ranking [88] [89], which is used to obtain an estimated value of the F(tBD_i) with each
failure time tBD_i. These values are subsequently fitted to obtain F(t). The Benard
approximation is typically used to simplify the calculation of median ranking, as shown
in the following:
F (tBD_i) =
i− 0.3
n+ 0.4 (2.3)
where i is the number of failed devices, and n is the total number of tested devices.
Furthermore, by plotting the (tBD_i, F(tBD_i)) in a Weibull plot, it is possible to evaluate
whether the data follow the Weibull distribution or not. The data which follow Weibull
distribution approximately fit to a straight line, as indicated in equation 2.2. The data
analysis procedure for the TDDB experiments can be summarized in the following
steps:
a) Extraction of the tBD data from each recorded I-t trace during a CVS test (Figure
2.4 (a)). The tBD can be defined when the current exhibits a step larger than a defined
value.
b) Ordering of the tBD-values from the smallest to the largest, and extraction of the
F(tBD_i) by means of the Benard approximation for median ranking (Figure 2.4 (b)).
c) Plot the F(tBD_i) data in a Weibull plot (Figure 2.4 (c)) and apply a suitable fitting
procedure. This procedure extracts the two parameters β and η from the associated
Weibull F(t) function.
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Figure 2.4: An example of analysis in a TDDB experiment: (a) tBD-values are extracted
from the recorded I-t traces during a CVS; (b) first, the obtained tBD-values are ordered
from the smallest to the highest, second, the cumulative failure distribution F(tBD_i) is
calculated using a median ranking algorithm approximated with a Benard formula;
(c) F(tBD_i) is shown in a Weibull plot; a suitable fitting algorithm can extract the
associated Weibull distribution best describing the data if the data follow the Weibull
distribution. The two parameters of the Weibull distribution, β and η, are shown in
(c) [26].
R. Degraeve and T. Kauerauf [88] [89] have shown that the maximum likelihood (ML)
method is the most suitable procedure for fitting statistical reliability distributions.
By inputting the empirical data, this method can extract the distribution parameters
that most likely represent the data given as input. In the specific case of the TDDB
experiment, the ML algorithm has been used to extract the Weibull parameters β and
η that most likely represent the distribution of the measured tBD-data. Moreover, the
censured data, time-outs, and earlier failures, which imply valuable information in the
reliability analysis, are also taken into account in this method. The ML algorithm has
been implemented and optimized in the software (“TeDDy Bear”) and more information
about the ML method can be found elsewhere [88] [89].
Based on the theory of time-dependent breakdown, the breakdown path should be
formed randomly in the device area. This indicates that large area devices would be
prone to statistically fail earlier than small area devices with identical gate dielectric
thickness. Therefore, the F(t) of different device areas with the same gate dielectric
thickness follows the area scaling law. In terms of a large area capacitor A1, this can be
considered to have been formed by n small area A2 capacitors. By using the property
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of series reliability systems (i.e. a system fails if any of its component fails), it can
be shown [89] that the Weibull function F(t) of capacitors with area A1 (FA1(t)) can be
expressed as a function of the F(t) of capacitors with area A2 (FA2(t)) as follows:
ln[−ln(1− FA1(t))] = ln(
A2
A1
) + ln[−ln(1− FA2(t))] (2.4)
Consequently, it is easy to extract by means of the following:
ln[−ln(1− FA1(t))] = ln(
A2
A1
) + β ln(t)− β ln(η2) = βln(t)− βln(η1) (2.5)
where
η1 = η2(
A2
A1
)1/β (2.6)
Therefore, the Weibull plot of the F(t) of two sets of capacitors with a different area A1
and A2 and with identical gate dielectric thickness renders them parallel to each other
(i.e. the same β) and only vertically shifted by (A2/A1)1/β , as defined in equation 2.6.
By performing TDDB experiments with a different device area Ai, it is possible to
examine whether extrinsic or intrinsic reliability issues lead to the time dependent
dielectric breakdown.
By using equation 2.4, it is possible to refer each Ai area device to a common reference
area A1. In case of homogenous stress and degradation, the distributions scale vertically
and are nicely lined up, as experimentally shown in Figure 2.5 [88].
On the other hand, the leakage path could easily be formed in a specific spot due to a
process-induced defect or weakness of the dielectric in a specific location, such that
there is no difference between small and large area devices. In this case, the area
scaling could not be applied and the distribution will not vertically align.
As mentioned above, the shape parameter β of the Weibull distribution represents the
slope of the F(t) function, as shown in a Weibull plot. Therefore, β can directly give
an indication on the spread of the measured data: a large β value indicates a smaller
spread of the data and vice versa.
It has also been shown that the parameter β is strongly related to the number of defects
forming the percolation path [88].
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Figure 2.5: In the case of uniform degradation, the distribution of tBD-values measured
on devices with three different areas (A1, A2 and A3) nicely lines up to one distribution
once they are scaled to a single reference area (A1 in this case) [88].
β = m×N (2.7)
where m is the trap generation rate and N is the number of defects needed to form the
percolation path. m is defined at any time the oxide defect (Dot) density (in the ideal
case of zero initial defects), as shown in the following:
Dot = c× tmstress (2.8)
where c is a parameter function of the stress condition and tstress is the stress time.
Note that it has been experimentally observed that m is independent of the dielectrics
(SiO2, SiON, HfSiON and HfO2), and that m is in the range from 0.35 and 0.4 [89].
Furthermore, by using equation 2.7 and m= 0.35 - 0.4, it is possible to plot the expected
(intrinsic) βtBD as a function of the number of traps in forming the percolation path
(Figure 2.6).
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Figure 2.6: The tBD-Weibull slope (βtBD) versus the number of traps N in forming the
percolation path. Note that certain event to form the the percolation path could be
caused by either N or N+1 traps, showing a transition region between the different
levels [88].
2.2.3 Lifetime extrapolation
By performing TDDB experiments under different stress conditions, the Weibull failure
distribution and its associated β and η can be extracted from each experiment.
Note that β is intrinsically related to the gate dielectric thickness, and that the failure
distributions F(t) with respect to each stress condition are parallel to each other and
only shifted by the η factor, which is a function of the applied condition, as shown in
Figure 2.7.
Therefore, the Weibull parameter η (i.e. the time at which 63.2% of the gate dielectric
devices fail) is closely linked to the applied stress condition. By performing TDDB
experiments under different stress conditions, the plot η versus the applied conditions
can be built (e.g. voltage used during CVS), as shown in Figure 2.7 (b). By fitting this
relation with a model, it is possible to predict when 63.2% of the gate dielectric devices
fail under actual operating conditions. Note that in order to observe the failures within
a reasonable experimental time, the stress conditions during TDDB experiments are
always larger than the actual operating conditions so as to accelerate the degradation.
Furthermore, by applying the area scaling law (Equation 2.6), the lifetime of any
arbitrary area device can be predicted.
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Figure 2.7: (a) Schematic of a Weibull plot associated with TDDB experiments under 3
different stress conditions, resulting in η1, η2, and η3. (b) Illustration of the time-to-
breakdown long-term extrapolation. First of all, based on η values (63.2% failure),
a suitable fit function can predict the time-to-breakdown under specific conditions.
Of those 63.2% of failures, it is easier to scale them to an x% failure level, and
consequently to determine the probability that x% of the population fail under certain
operating condition and vice-versa [88].
Additionally, based on the time when 63.2% of the population fail, it is easy to extract
the time corresponding to the failure of an arbitrary percentage x% of the population
(e.g. t1% or t10%) for a given operating condition (Figure 2.7 (b)). Conversely, given the
expected lifetime for x% of the population, it is also possible to determine the operating
conditions that would guarantee it (Figure 2.7 (b)).
The key in the lifetime extrapolation procedure is the fitting model. The fitting model
allows for the prediction of lifetime based on an accelerated stress condition. The
so-called “1/E-model” or “E-model” is normally adopted with tox > 5 nm [87]. Both
models link the time-to-breakdown with the oxide field (Eox). Indeed, for tox > 5 nm,
the electrons are injected by FN-tunnelling into the conduction band of the oxide. In
this case, Eox uniquely determines the electron energy at the anode (Figure 2.8 (a))
which triggers the oxide’s degradation.
The extrapolation law of the 1/E-model is shown in the following:
tBD = τ0 exp(
G
Eox
) (2.9)
where τ0 and G are constants. Instead, in the case of the E-model, the extrapolation
law is formulated as follows:
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Figure 2.8: Schematic band diagram in case of (a) thick oxide (tox > 5 nm) and (b) thin
oxide (tox < 5 nm). In the first case, the electron energy at the anode is determined
by the oxide field, whereas in the second case it is determined by the applied bias
conditions [26].
tBD = t0 exp(−γ × Eox) (2.10)
where t0 and γ are constants.
Although both models can fit the experimental data very well, the long-term extractions
are diverse, which cannot be measured in reality (e.g. 20 years). However, there is no
consensus about which model is best so far and the debate is still on-going. In the case
of tox < 5 nm, the electrons can be tunneled directly through the oxide to the conduction
band of the semiconductor. In this case, the electron energy released at the anode is
determined by the voltage difference between anode and cathode, which is the applied
voltage condition VG (Figure 2.8 (b)). So, the electric field-based models have to be
replaced by voltage-based models [87] [89]. The most used voltage-based models are
the “exponential VG model” and “VG power law model”. The exponential VG model is
defined as:
tBD = t0exp(− γ × VG) (2.11)
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where t0 and γ are constants.
The exponential VG model has been initially used to predict the lifetime in devices
with very thin oxides. Although it fits the experimental data well, the correctness of
the predicted lifetime was debated [88] since this model predicts a finite lifetime at VG
= 0 V. However, regarding typical Si CMOS technologies, the failure time should be
infinite when the device is biased at VG = 0 V.
On the other hand, the VG power law model can both fit the experimental data well and
is able to avoid inconsistencies as mentioned above [88]. The extrapolation law based
on this model is defined as:
tBD = k0 × V −nG (2.12)
where k0 and n are constants.
From equation 2.12, this model correctly predicts an infinite lifetime at VG = 0V.
Furthermore, trap generation follows the same power law [88], supporting the power
law model in lifetime calculation. Note that temperature, which can accelerate the
degradation phenomenon, definitely plays an important role in the oxide degradation.
Under the same stress conditions, η extracted at room temperature is larger than η
extracted at high temperature [90]. Furthermore, the exponent of the power law model
n (equation 2.12) for lifetime extrapolation can change at different temperatures [90].
The relation between tBD and temperature is not obvious. But, TDDB experiments are
often performed at the operating target temperature in order to guarantee the correct
lifetime extrapolation, which can include the temperature effect on the tBD-data.
2.3 Interface characterization methods
Capacitance- and conductance-based techniques have been extensively used in Si
CMOS technology to characterize the parameters of Si MOSFETs and MOS capacitors,
such as the flat-band voltage, effective oxide thickness, work function, fixed charge,
doping level, density of interface traps, etc. Among those, the interface state density
(Dit) is most critical to quantify the electrical quality of the interface between a
semiconductor and the gate dielectric (channel/gate dielectric) interface. As mentioned
in chapter 1, when considering a MIS-HEMT or fully recessed gate MIS-FET, a
non-native gate dielectric on top of an AlGaN barrier or GaN channel as well as the
recessed damages could lead to instability of the transistors. Therefore, it is crucial
to characterize the interface below the gate dielectric to compare it with the different
processes. Various interface characterization methods have been developed for a
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while now, including low frequency (quasi-static) methods, Terman method, combined
high-low frequency method, charge pumping, deep level transient spectroscopy, and
frequency-dependent conductance method [91].
Among these methods, the frequency-conductance method is one of the most sensitive
methods for determining Dit [92]. The conductance method was proposed by Nicollian
and Goetzberger in 1967. Interface trap densities of 109 cm−2eV −1 and lower can be
measured. It is also one of the most-developed methods because it can determine Dit in
the depletion and weak inversion part of the bandgap, capture cross sections of majority
carriers, interface trap time constants, and surface potential fluctuations. The method is
based on measuring the equivalent parallel conductance (Gp) of a MOS capacitor as a
function of gate bias and frequency. The parallel conductance (Gp) is measured as a
result of the loss due to interface trap capture and emission of carriers. The magnitude
of the conductance peaks relates to the interface trap density.
A simplified equivalent circuit of an MOS-C for the conductance method is shown in
Figure 2.9 (a). It consists of the oxide capacitance Cox, the semiconductor capacitance
Cs, and the interface trap capacitance Cit. The capture-emission of carriers by Dit is a
lossy process, represented by the resistance Rit. It is convenient to replace the circuit in
Figure 2.9 (a) by that in Fig. 2.9(b), where Cp and Gp are given by:
Cp = Cs +
Cit
1 + (ωτit)2
(2.13)
Gp
ω
= qωτitDit(1 + (ωτit)2)
(2.14)
where Cit = q2Dit, ω = 2pif ( f = measurement frequency) and τ it = RitCit, the interface
trap time constant, given by τ it,electron = [vthσeNCexp(-q(EC − Et)/kT)]-1 or τ it,hole =
[vthσhNAexp(-q(Et − EV)/kT)]-1, where σe and σh are the capture cross section for
electrons and holes, respectively, and EC − Et and Et − EV indicate the trap energy
below the conduction band and the trap energy above the valence band, respectively.
Dividing Gp by ω makes Eq. 2.14 symmetrical in ωτ it. Equations 2.13 and 2.14
are for interface traps with a single energy level in the band gap. Interface traps at
the SiO2-Si interface are, however, continuously distributed in energy throughout the
Si band gap. Capture and emission occurs primarily by traps located within a few
kT/q above and below the Fermi level, leading to a time constant dispersion and the
normalized conductance, as shown in Equation 2.15 [92].
Gp
ω
= qDit2(ωτit)
ln[1 + (ωτit)2] (2.15)
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Figure 2.9: Equivalent circuits for conductance measurements: (a) MOS-C with
interface trap time constant τ it = RitCit, (b) simplified circuit of (a), (c) measured
circuit, (d) including series rs resistance and tunnel conductance Gt [91].
Equations 2.14 and 2.15 show that the conductance is easier to interpret than the
capacitance because Eq. 2.14 does not require CS. The conductance is measured as
a function of frequency and plotted as GP/ω versus ω. GP/ω has a maximum at ω =
1/ τit and at that maximum Dit = 2GP/qω. For Equation 2.15 we find ω ≈ 2/τit and
Dit=2.5×GP/qω at the maximum. Hence, we determine Dit from the maximum GP/ω
and determine τit from ω at the peak conductance location on the ω-axis. GP/ω versus
f plot is calculated according to Eqs. 2.13 and 2.14. The experimental GP /ω versus ω
curve is generally broader than predicted by Eq. 2.15, as shown in Figure 2.10. This
is due to the fact that interface trap time constant dispersion caused surface potential
fluctuations as a result of non-uniformities in oxide charge and interface traps as well as
doping density. Therefore, such broader curve, which is typically measured as standard
deviation σs, needs to be taken into account. The standard deviation σs is a measure of
the width of curve in Figure 2.11. The width of the GP/ω versus log frequency curve
along the frequency axis is dependent only on σS . However, the GP/ω versus gate bias
curve will be spread over a bias range determined by σS and Dit. The interface trap
contribution to the width is caused by the change in occupancy with the gate bias.
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Figure 2.10: GP/ω versus ω for a single level [Eq. 2.14], a continuum [Eq. 2.15], and
experimental data [93].
Figure 2.11: A typical Gp/ω versus the frequency curve obtained from measurement,
where fp is the frequency corresponding to the peak value of Gp/ω. The points at
fp/5 and 5fp define the width of the curve on the low and high frequency side of fp,
respectively [94].
Figure 2.11 shows a typical Gp/ω versus log frequency curve from which σS is to
be determined. The procedure is to measure the amplitude change of this curve
either between the points fp and fp/n or between fp and nfp where fp is the frequency
corresponding to the peak value of Gp/ω. Figure 2.12 plots the ratio between [Gp/ω]fp/n
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and [Gp/ω]fp and the ration between [Gp/ω]nfp and [Gp/ω]fp . Choosing n=5 is reasonable
because generally the values of Gp/ω at these frequencies will not be too low, close
to the peak values, so that accurate values of these ratios can be found. Using the
experimental ratios, the corresponding σS is found from Figure 2.12.
Figure 2.12: Plot of [Gp/ω]/[Gp/ω]fp versus standard deviation of band bending [94].
The asymmetry of the Gp/ω versus log frequency curves about fp results in high and
low frequency ratios that differ in values of σS (below 1.8), as shown in Figure 2.12.
This asymmetry is due to the influence of the Fermi function weight factor on the loss.
For values of σS greater than 1.8, the Gaussian weight factor dominates [94], making
the Gp/ω versus log frequency curves symmetrical around fp, indicated by the merging
of the fp/5 and 5fp curves in Figure 2.12.
To calculate Dit, the peak value [Gp/ω]fp at ξ=ξp can expressed as follows [94]:
(< Gp >
ω
)
fp
= qDitfD(σs) (2.16)
Solving 2.16 for Dit, we obtain
Dit =
(< Gp >
ω
)
[fD(σS)q]−1 (2.17)
where
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fD(σS) =
(2piσ2S)−1/2
2ξP
∫ ∞
∞
exp
(− η22σ2S )exp(−η)ln(1 + ξ2P exp2η)dη (2.18)
Equation 2.18 is plotted in Figure 2.13, which is used with Equation 2.17 to determine
Dit, once σS is determined from Figure 2.12.
Figure 2.13: Plot of the universal function fD(σS) defined in Equation 2.18 as a function
of σS; fD is used in Equation 2.17 to calculate the interface trap level density [94].
2.4 VTH shift and Positive Bias Temperature Instabil-
ity (PBTI) characterization
2.4.1 VTH shift characterization
Typical forward-reverse gate bias sweep
VTH hysteresis is typically characterized by a forward-reverse gate voltage sweep, as
shown in Figure 2.14. This method makes it possible to quickly evaluate the VTH
hysteresis from lot to lot.
VTH shift during a positive gate bias stress
On top of the typical forward-reverse gate bias sweep, one may monitor the VTH
shift during a positive gate bias. This typical procedure includes a constant gate bias
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Figure 2.14: An example of forward-reverse VTH hysteresis characterization.
stress for a certain period and several interrupted VTH characterizations (typical ID-VG
characterization) (Figure 2.15 and Figure 2.16). This methodology could provide the
VTH shift with respect to the stress time. However, relaxation could happen during each
ID-VG characterization and the condition of ID-VG characterization (VG and VD) needs
to be carefully selected in order to avoid any extra degradation.
Figure 2.15: VTH shift during a positive gate bias stress with the interrupted VTH
characterization.
2.4.2 Positive Bias Temperature Instability (PBTI) characteriza-
tion
Note that the most important characteristics of BTI are time-dependent VTH shift and
recovery, which cannot be extracted from a simple forward-reverse gate voltage sweep
or a positive gate bias stress with the interruption of VTH characterization. An extended
Measure-Stress-Measure is developed to characterize bias temperature instability (BTI),
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Figure 2.16: An example of VTH characterization during a positive gate bias stress.
which can capture both the degradation and relaxation behavior. An overview of this
technique is given in the following.
extended Measure-Stress-Measure (eMSM) technique
In order to further understand the BTI, a set of stress/recovery tests was proposed and
performed by Kaczer et al. [95], which is called eMSM (extended Measure-Stress-
Measure) technique, an evolution from Measure-Stress-Measure [96], as shown in
Figure 2.17.
During each stress, the device is tested at two different periods, comprising of
alternating stress phases at Vstress and measure (or “relaxation”) phases at Vmeas≈VTH0.
A small VD (e.g. 50mV) is always applied to allow for recording the transistor
current during the entire experiment. Each measurement phase is designed to collect
a maximum amount of BTI relaxation information in a time-efficient way. Typically,
relaxation is recorded over 4 time-decades from 1ms to 10s.
First of all, a full ID-VG characterization was conducted in a fresh reference device to
identify the reference threshold voltage (VTH0). Secondly, in the test devices, in order
to avoid pre-stressing the device during the initial ID-VG characterization sweep, the
ID-VG was only measured up to the VTH0. After each stress, a single ID is measured
while VG is biased at VTH0, allowing VTH to be converted from the ID decreases (Figure
2.18). Note that “r1”, “r2”, “r3”, and “log” represent different logarithmic sampling
times to efficiently cover the relaxation period.
Since only a single ID needs to be obtained (instead of a range of ID under different
gate biases), this approach is faster than the ID-VG sweep, which can significantly limit
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relaxation. However, this technique still has a measurement delay in the range of 1ms
when implemented with standard off-the-shelf DC measurement instrument, and it
does not account for the unknown fraction of recovery already in progress.
Figure 2.17: Sketch of the working principle of the eMSM technique as introduced by
Kaczer et al. [95]. Each ‘measure’ phase is designed to collect maximum information
about relaxation. The segments of each relaxation phase, labeled as ‘r1, r2, r3, log’,
represent different current measurement sampling rates that are used to efficiently
cover the logarithmic time scales.
Figure 2.18: Illustration of ∆ID-∆VTH conversion based on the ID-VG characteristic of
the fresh device.
Figure 2.19 reports typical relaxation information obtained via the eMSM technique. A
complete set of relaxation transients recorded after a corresponding set of stress phases
with increasing duration is shown in Figure 2.20
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Figure 2.19: A typical transient recorded using the eMSM technique, further providing
information about NBTI relaxation over several time-decades. The delayed information
regarding the fast MSM and typical ID-VG characteristic were shown in the graph for
comparison [97].
Figure 2.20: A set of relaxation transients recorded after each stress phase with a
different gate bias [97].
Although eMSM is originally developed to study the NBTI, the technique has also been
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applied to assess the positive temperature instability (PBTI) in III-V technologies [98].
The VTH shift (Figure 2.21) during each PBTI stress can be collected as well as the
relaxation information (Figure 2.22).
The ∆VTH during the stress typically follows a power law [98–101], as shown in the
Equation 2.19. The red dashed lines in Figure 2.21 also shows that the experimental
data can be fitted with this power law well. Therefore, this power law can be used to
extrapolate the lifetime when the ∆VTH reaches a criteria.
∆V TH = A0(V G − V TH0)γtnstress (2.19)
where A0 is the power-law prefactor, γ is the voltage exponent, and n is the time
exponent.
Figure 2.21: ∆VTH (tstress) traces measured with the eMSM technique (tsense=1ms) for
varying overdrive stress voltages in InGaAs devices [98].
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Figure 2.22: ∆VTH (typical set of PBTI relaxation traces measured on InGaAs/Al2O3
devices) [98].
2.5 Summary of this chapter
In this chapter, the methodologies for exploring reliability issues under the gate have
been reviewed. First of all, the details of the time-dependent dielectric breakdown
(TDDB) experiments and their data analysis have been discussed. Several key points,
including tBD extraction, Weibull plot, the meaning of β and η, and the different lifetime
models, have been pointed out. These analyses will be further applied to D-mode and
E-mode GaN transistors, as shown in chapters 3 and 4.
Secondly, the interface state density (Dit) is one of the key features for evaluating
the interface quality between a gate dielectric and a semiconductor. The most
complete method for evaluating interface state density (Dit) is the frequency-dependent
conductance method, which has been reviewed in this chapter. This method will be
applied to the GaN-based transistor in chapter 4 to understand the impacts of different
gate dielectric processes.
Thirdly, methodologies for evaluating the VTH instability during stress, generally
called BTI, have been reviewed. First of all, a forward-reverse gate bias sweep is
commonly used to evaluate the VTH shift, which is a fast and easy method for lots-
to-lots comparison. On the other hand, monitoring VTH shift during a stress is more
useful for understanding the time-dependent VTH shift. Therefore, a standard VTH shift
characterization during a stress with the interruption of ID-VG characterization has
been discussed, which will be applied in chapter 3. Furthermore, an eMSM technique
is also reviewed towards a better understanding of bias temperature instability (BTI).
This method includes a set of stress and recovery tests to evaluate trapping/de-trapping
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dynamics with respect to the VTH shift. This method is developed to collect the
maximum stressed and relaxation information during one experiment, which will be
applied in chapter 4 to understand the PBTI in fully recessed gate MIS-FET.
Chapter 3
Stability of D-mode AlGaN/GaN MIS-HEMTs
on a 150mm Si substrate
3.1 Introduction
As already mentioned in chapter 1, conventional depletion-mode (D-mode) AlGaN/-
GaN High Electron Mobility Transistors (HEMTs) employ a Schottky gate to switch
ON/OFF the channel. Schottky gate HEMTs are limited in being biased in forward gate
bias voltage due to high conductive gate current even under a low gate bias. Moreover,
Schottky gate HEMTs often suffer high leakage current under an OFF-state. For power
switching applications, AlGaN/GaN HEMTs need to have a large gate bias swing in
order to switch quickly from an OFF-state (a large drain bias and a negative reverse
gate bias) to an ON-state (a large forward gate bias). Therefore, AlGaN/GaN HEMTs
have to maintain a low gate leakage current in both OFF-state and ON-state. To achieve
such a low leakage current, a depletion-mode AlGaN/GaN MIS-HEMT with a bi-layer
gate dielectric has been developed at imec [38]. The bi-layer gate stack consists of
10nm Si3N4 grown in-situ on top of the AlGaN/GaN epitaxial layer in the MOCVD
reactor and 5nm Al2O3 deposited by Atomic-Layer-Deposition (ALD).
In order to provide a normally-off characteristic, D-mode GaN-based device is typically
used in a normally-off cascode circuit, which is a D-mode GaN-based transistor in
series with a low voltage E-mode Si MOSFET, as shown in Figure 3.1. In this circuit
topology, the maximum gate voltage (VG) in the GaN-based transistor is 0V in order to
avoid the instabilities when the gate voltage is larger than 0V.
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Figure 3.1: Normally-off cascode switch circuit topology [102].
However, in this chapter, this D-mode MIS-HEMT technology with a bi-layer is used
to preliminarily investigate the dielectric behavior by means of a Time-Dependent
Dielectric Breakdown (TDDB) and the stability of VTH under a positive gate bias
stress.
3.2 Device Description: AlGaN/GaN MIS-HEMTs with
in-situ SiN/Al2O3
A schematic of the AlGaN/GaN MIS-HEMT is shown in Figure 3.2. This device is
fabricated by using a Au-free CMOS-compatible process for AlGaN/GaN MIS-HEMTs.
The double heterostructure epilayer (AlGaN/GaN/AlGaN) was grown by MOCVD and
consists of a 200-nm AlN nucleation layer, a 2.3 µm Al0.18Ga0.82N buffer layer, a 150
nm GaN channel, a 10 nm Al0.25Ga0.75N barrier layer and a 10 nm in-situ grown SiN
surface passivation layer. Then, 5 nm Al2O3 was deposited by ALD, followed by 120
nm high temperature low pressure chemical vapor deposited (LPCVD) nitride. The
Ohmic contacts were formed by etching the triple dielectric stack with a low power
SF6 plasma, followed by Ti/Al/W deposition, dry etching of the metal stack and alloy
at 600oC. Before N-implant isolation, the Ohmic metal was capped by a patterned
plasma enhanced chemical vapor deposited (PECVD) nitride. The gate was formed by
selective removal of the LPCVD nitride in a SF6 plasma using Al2O3 as etch stop layer,
followed by deposition and dry etching of the W/Ti/Al gate metal stack. The process
was completed by Al and Cu interconnect metallization layers.
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Figure 3.2: Schematic diagram of the AlGaN/GaN MIS-HEMTs.
3.3 Typical characteristics
Imec has extensively reported the characteristics of AlGaN/GaN MIS-HEMTs with
in-situ SiN/Al2O3 for power switching applications [38]. Figure 3.3 shows the DC
transfer characteristics for 10/5 nm SiN/Al2O3 as gate dielectric. The subthreshold
slope is 80 mV/decade. The drain leakage and gate leakage in pinchoff is below 1 ×
10-10 A/mm. The pulsed ID–VDS output current characteristics are shown in Figure 3.4.
Figure 3.3: DC characteristics (ID and IG versus VGS) of a MIS-HEMT with a bi-layer
gate dielectric (10 nm in-situ SiN and 5 nm ALD Al2O3) [38].
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Figure 3.4: Pulsed ID–VDS curves (pulse width, 1 ms) of a 20-mm-wide power transistor
[38].
Figure 3.5 shows the high-voltage OFF-state leakage. The OFF-state breakdown is
larger than 600V. However, the OFF-state drain leakage curve shows the different
behaviors in the different voltage ranges. For example, the drain leakage current
increases fast below 50V. Then, the drain leakage current shows a slight decrease till ∼
160V, further increasing again till 250V. Afterward, the drain leakage current shows a
slight decrease again till ∼ 400V. In the end, the drain leakage current keeps increasing
till the breakdown. These different behaviors are most probably due to the combination
of lateral breakdown and vertical buffer breakdown. The different designs of the field
plates [103] and different epitaxy layers [104] can improve the OFF-state breakdown
as well as induce the different breakdown behaviors.
Figure 3.5: High-voltage OFF-state drain leakage of a 20-mm-wide power transistor
[38].
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3.4 Forward gate bias time-dependent dielectric break-
down (TDDB)
Figure 3.6: Typical IG–VG characteristics of AlGaN/GaN MISHEMTs (sweeping rate:
1.5 V/s).
The time-dependent dielectric breakdown (TDDB) methodology has been widely used
to assess the gate degradation in CMOS technologies and has been successfully applied
to evaluate the gate leakage current and extract the lifetime in GaN-based devices [79]
under an OFF-state condition. In this paragraph, a forward gate TDDB methodology
was performed in AlGaN/GaN MIS-HEMTs to assess the strength of the bi-layer
dielectrics (10nm in-situ SiN and 5nm Al2O3). The test structures had the following
dimensions: a gate length (LG) of 1.5 µm, a gate-source distance (LGS) of 2 µm, and
a gate-drain distance (LGD) of 2 µm. It should be noted that the gate width (WG) of
the test structures is 10 µm in order to test the dielectric intrinsic breakdown. The gate
dielectric breakdown voltage is 11V (defined as the forward voltage for a gate leakage
current of 1 µA/mm) as shown in Figure 3.6.
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Figure 3.7: (a) Gate current monitored on 30 devices subjected to TDDB experiments
with three different gate voltages (10 devices per group). (b) Weibull plot of the time-
to-breakdown (tBD) distributions for the 3 TDDB gate voltage conditions (9V, 9.5V and
10V).
In order to avoid extrapolation errors and to test the dielectric strength in the worst case
scenario (highest temperature environment), the TDDB testing was performed at 200°C
with VG=10V, 9.5V and 9V for 10 devices for each stress condition (Figure 3.7 (a)).
Similar to the TDDB evaluation in CMOS gate dielectrics [87], the time-to-breakdown
(tBD) of our devices is Weibull distributed (Figure 3.7 (b)). By fitting with a Weibull
distribution, a large β = 3 is obtained (Figure 3.7 (b)), indicating a tight breakdown
distribution and small variability. Moreover, according to Equation 2.7 and m = 0.35 -
0.4 [88], β = 3 could indicate that 7 ∼ 9 traps are needed to create the percolation path
for the 15nm dielectric.
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Figure 3.8: Extrapolation of the tBD at 200oC towards the low bias conditions. After
scaling to 1% at 20 years, an operating voltage of 5V or 6V can be determined by
means of an exponential or a power law fitting, respectively.
Figure 3.8 shows the lifetime extrapolation to 1% of failures by fitting the data with
a power law or an exponential law for a gate voltage of 5V and 6V, respectively.
This proves the excellent breakdown voltage strength and the 20-year lifetime of this
dielectric at 200oC.
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3.5 Forward gate bias stress
Figure 3.9: Standard reliability testing procedure for the forward gate voltage stress.
The ON-state stress testing flow is shown in Figure 3.9 and consists of the following
steps: 1) A DC characterization is performed in order to characterize the fresh devices
by measuring ID–VGS (VGS is swept from -5.25V to 0V at VDS=1V) and ID–VDS
is swept from 0V to 5V at VGS=0V). 2) Different ON-state stress conditions such
as a forward gate bias voltage and a forward drain bias voltage are applied on the
devices with a total duration of 15010 seconds. 3) The ON-state stress is paused at
regular intervals for DC characterization (ID–VGS and ID–VDS). In order to avoid the
artificial influences from the DC characterization, the sweep range of DC measurement
is minimized and is performed to below 0V gate voltage to avoid possible trapping
effects induced by a forward gate bias. The dimensions of the devices for the following
tests are 1.5 µm, 2 µm, and 2 µm for LG, LGD, and LGS, respectively.
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Figure 3.10: Standard reliability testing procedure for the forward gate voltage stress.
Forward gate voltage stresses of VGS= 1V, 1.5V, and 2V were applied on 24 devices.
Due to the limitation of the available stress time for the on-wafer characterization
system, the total time was fixed at 15010 seconds and a fast DC characterization was
monitored at a regular interval (10, 1010, 3010, 6010, 10010, and 15010 seconds).
Figure 3.10 shows the ID–VGS characteristics during a stress.
Figure 3.11: VTH shift versus stress time for 3 different gate voltages (8 devices per
group).
A positive VTH shift is observed as the stress time is increased, showing a power law
dependency of VTH shift on the stress time, which has been commonly observed in
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different technologies [98–101], and a VTH shift is proportional to the applied gate
stress voltage (Figure 3.11). The lifetime could be extrapolated by using a power
law and the voltage shift after 20 years’ stress time and time-to-0.5V VTH shift with
respect to three different gate voltages are shown in Figure 3.12 (a) and Figure 3.12 (b),
respectively. We have calculated that a gate voltage of 1V, i.e. 5V gate overdrive with
respect to VTH which is around -4V, guarantees a 0.2V threshold voltage shift for a 20
years’ stress time. This extrapolation has been performed by means of a power law
fitting. These preliminary results indicate that the electron trapping by the interface
state or the gate dielectric traps could lead to a VTH shift under a positive gate bias.
More dedicated and extensive studies will be discussed in the next chapter.
This study also indicates that these devices are suitable for applications in which the
gate voltage operation condition does not exceed 1V, e.g. a normally-off cascode
switching circuit, as mentioned before.
Figure 3.12: VTH shift for 20 years with different gate voltages (a) and Time-To-0.5V
VTH shift with different gate voltages (b).
3.6 Summary of this chapter
Although a D-mode MIS-HEMT is used in a normally-off cascode, where the maximum
gate bias is 0V, investigations of ON-state stress in terms of time dependent dielectric
breakdown and the VTH hysteresis have been reported in this chapter.
Firstly, the TDDB methodology is demonstrated to evaluate the gate dielectric strength
under a forward gate bias stress, further estimating the lifetime towards a low percentage
failures for 20 years. By employing a TDDB methodology at 200°C, the bi-layer
dielectric has been proven to have an excellent dielectric strength. A gate voltage of
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+5V or +6V for 1% of failures for 20 years lifetime can be extrapolated by using a
power law or an exponential law, respectively. The comprehensive evaluation of TDDB
in D-mode and E-mode transistors will be discussed in the next chapter in terms of
different recessed depths, gate dielectric thickness, and gate width scaling.
Secondly, VTH stability under a forward gate bias stress is studied. The results indicate
that a forward gate voltage (VG) bias stress induces a positive VTH shift which is
proportional to the applied gate forward voltage. This preliminary result points out that
a positive VTH shift under a forward gate bias stress could be due to electron trapping
by the interface states under the gate dielectric or defects inside the gate dielectric. The
detailed physical mechanisms will be discussed in the following chapter by evaluating
the positive temperature instability (PBTI) and the interface state density (Dit) for the
different gate dielectrics.

Chapter 4
Stability of E-mode recessed gate GaN MIS-
FETs on a 200mm Si substrate
4.1 Introduction
In this chapter, the gate-related instabilities in E-mode recessed gate GaN MIS-FETs
are studied in detail. First of all, in order to develop a high current E-mode transistor,
the impact of the gate dielectric on the output drain current with respect to different
recessed depths is studied. Secondly, in order to evaluate the strength of the gate
dielectric in an E-mode transistor, the forward time-dependent dielectric breakdown
(TDDB) evaluation is performed in D-mode and E-mode devices with different recess
depths and different gate dielectric thicknesses. Thirdly, the origin of VTH hysteresis,
or PBTI (Positive Bias Temperature Instability), is studied by a dedicated set of stress-
recovery tests (eMSM, as explained in chapter 2). Finally, a physical model is proposed
to explain the PBTI in fully recessed gate MIS-FETs.
4.2 E-mode AlGaN/GaN transistors with the recessed
gate process
4.2.1 GaN-on-Si epitaxy substrates in this study
All wafers were fabricated with a Au-free CMOS-compatible process on 200mm
Czochralski-grown (111) Si wafers with a resistivity of 10Ωcm, starting with an AlN
nucleation layer, a 2.3µm AlGaN buffer, a 150nm GaN channel, a 15nm Al0.25Ga0.75N
barrier, and a 3nm GaN cap layer, which was used to avoid the oxidation of the
AlGaN barrier. The epitaxy of the GaN cap/AlGaN/GaN stack was grown by means of
metalorganic chemical vapor deposition (MOCVD) at a temperature of 1010oC with
Trimethylgallium (TMGa), trimethylaluminum (TMAl), and Ammonia as precursors
for Ga, Al, and N, respectively.
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4.2.2 Recessed gate process and gate dielectrics used in this
study
A recessed gate process is commonly used to reduce the 2DEG density under the gate,
resulting in an E-mode characteristic for sufficiently deep recess, as already mentioned
in chapter 1. At imec, the recessed gate is performed by the atomic layer etch (ALE)
process, which has no selectivity between AlGaN and GaN. The ALE process is a two-
step etching using separate oxygen (O2) to oxidize AlGaN layer and boron trichloride
(BCl3) to remove the surface Al-GaN/GaN oxide [105] [106]. A 1.1nm etching depth
per cycle can be precisely controlled by an ALE process. The typical surface roughness
after an ALE process is about 0.2 ∼ 0.25nm in 1µm×1µm square, which is obtained
by an AFM measurement (Figure 4.1).
Figure 4.1: AFM picture after an ALE process in the gate region.
There are three different gate dielectrics used in this study.
1) RTCVD (Rapid Thermal Chemical Vapor Deposition) SiN: RTCVD SiN film (Si-
rich) was deposited at 700oC with SiH4 and NH3 as precursors;
2) PEALD (Plasma-Enhanced Atomic Layer Deposition) SiN: PEALD SiN film (N-
rich) was deposited at 300oC with SiH4 and N2 alternating cycles of SiH4 and N2 as
precursors in an atomic layer deposition sequence. Based on the literature [62] [107],
the initial N2 plasma cycle provides a plasma nitridation of the (Al)GaN surface, thus
providing the needed N-termination of the AlGaN surface;
3) ALD (Atomic Layer Deposition) Al2O3: ALD Al2O3 film was deposited at 300oC
with TMA and H2O as precursors.
The thickness of these dielectrics are varied and are stated in the following sections.
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4.3 The impact of gate dielectric quality on the
output drain current
In this section, two different gate dielectrics, i.e. RTCVD SiN and PE-ALD SiN, are
both deposited in the recessed gate D-mode and E-mode transistors, as listed in Table
4.1. Note that -3.7nm in AlGaN barrier indicates 3.7nm etching depth into the GaN
channel.
Table 4.1: Summary of recessed depth and gate dielectric thickness in this study.
Device Recessed depth
Remaining
AlGaN barrier
Gate dielectric
thickness
D-mode MIS-HEMT 14.3nm 3.7nm 15nm
D-mode MIS-HEMT 16.5nm 1.5nm 25nm
E-mode MIS-FET 21.7nm -3.7nm 25nm
4.3.1 Evaluation of the gate dielectric quality in recessed gate
D-mode MIS-HEMTs
Figure 4.2: Schematic cross-section of a D-mode recessed gate MIS-HEMT with 3.7nm
remaining AlGaN barrier.
The schematic of the device in this study is shown in Figure 4.2. A partial recessed gate
process leads to a 3.7nm remaining AlGaN barrier, showing a D-mode characteristic.
Two different gate dielectrics, i.e. RTCVD SiN (15nm) and PEALD SiN (15nm),
were both deposited after a recessed gate process. Figure 4.3 shows the typical ID-VG
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characteristics of devices with the two different gate dielectrics. The different VTH
values are most probably due to the different fixed charges brought by different gate
dielectrics [108].
Figure 4.3: ID-VG characteristics (linear-linear scale) of devices with different gate
dielectrics.
In order to understand the quality of the gate dielectrics and the interface properties
between the gate dielectric and the AlGaN barrier, a frequency-dependent conductance
analysis is done on a capacitor to extract the interface state density (Dit). A positive
gate bias is needed to transfer the electrons from the channel to the interface between
the AlGaN barrier and the gate dielectric to interact with the interface states, as shown
in Figure 4.4. Therefore, the following conditions are measured on the capacitor
structures: VG=2.4V to 3.4V (RTCVD SiN) and VG=3V to 4V (PEALD SiN). Note
that the frequency-dependent conductance method assumes that the electrons interact
with the interface states without considering the border traps [94].
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Figure 4.4: The electrons could transfer across the AlGaN barrier to interact with the
interface states under a positive gate bias.
Figure 4.5 shows the extracted Dit values at the interface between the gate dielectric
and the AlGaN barrier. The Dit is significantly lower for the device with a PEALD
SiN ( Dit∼1×1011–2.3×1012cm−2eV−1) gate dielectric than for the device with an
RTCVD SiN (Dit∼3.3×1013–3.5×1013cm−2eV−1) gate dielectric.
Figure 4.5: Dit measurement of MIS-HEMTs with 3.7nm remaining AlGaN barrier on
a capacitor. The trap state energy was estimated based on the Shockley–Read–Hall
statistical model with a capture cross-section 1×10−15cm2.
Furthermore, these devices are further characterized using the AC transconductance
(AC-gm) technique, as shown in Figure 4.6. The AC transconductance (AC-gm)
technique is developed to examine the effect of border traps on the carrier transport
[109] [110], and it is assumed that the AC-gm dispersion reflects the border trap density
in the gate dielectric .
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Figure 4.6: Diagram of the AC-gm measurement setup. A DC bias mixed with an AC
sinusoidal signal (Vrms=20 mV) is applied on the gate while a small DC bias (50 mV)
is applied on the drain to inject carriers across the channel.
As shown in Figure 4.7, a significantly lower gm peak dispersion is observed in the
device with a PEALD SiN gate dielectric compared with the device with an RTCVD
SiN gate dielectric. This suggests that the PE-ALD SiN has less border traps compared
with the RTCVD SiN.
Figure 4.7: Gm dispersion characteristics for 3.7nm remaining AlGaN barrier with an
RTCVD SiN (a) and a PEALD SiN (b) gate dielectric.
Figure 4.8 shows the typical ID-VG characteristics with a forward-reverse VG sweep.
The VTH hysteresis is 1V and 0.3V in the device with the RTCVD SiN and PE-ALD
SiN, respectively.
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Figure 4.8: ID-VG characteristics of the devices with 3.7nm remaining AlGaN barrier
with an RTCVD SiN (VTH= -1.3V) (a) and a PE-ALD SiN (VTH = -1V) (b) gate
dielectric.
Therefore, a high correlation between VTH hysteresis, Dit, and gm peak dispersion, is
observed. The device with a PEALD SiN shows a low Dit, small gm peak dispersion,
and low VTH hysteresis. On the other hand, the device with a RTCVD SiN gate
dielectric shows a high Dit, large gm peak dispersion, and large VTH hysteresis. This
observation can be explained by the band diagram in the following.
As shown in Figure 4.9, under a positive gate voltage, the conduction band of the AlGaN
barrier is pulled down. Based on the aforementioned characterizations, the electrons
can be transferred from the channel to the interface between the gate dielectric and the
AlGaN barrier, where they are trapped by interface states or border traps, leading to
the VTH hysteresis. Therefore, in order to minimize the hysteresis, a good dielectric
quality with a lower Dit and less border traps is mandatory. The deposition of PEALD
SiN is performed by alternating cycles of SiH4 and N2 plasma in an atomic layer
deposition sequence [107]. The initial N2 plasma cycle provides a plasma nitridation
of the (Al)GaN surface, thus providing the needed N-termination to passivate Al or Ga
dangling bonds.
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Figure 4.9: Schematic band diagram indicating that electrons can be trapped by the
interface states or the border traps under a positive gate bias condition.
However, it is important to note that (1) the frequency conductance technique was
originally developed to characterize interfaces with the physical assumption that the
electrons only interact with the interface states [92] and (2) the AC transconductance
(AC-gm) technique was originally used to examine the effect of border traps on
the carrier transport without considering the impact from the interface states [109].
However, such a high correlation between Dit, gm peak dispersion, and VTH hysteresis
suggests that the Dit values from typical conductance measurements could be influenced
by border traps, especially since a high positive gate bias is needed (more than 2V) to
allow electrons to be injected across the AlGaN barrier and to interact with the gate
dielectric interface in D-mode AlGaN/GaN MIS-HEMTs. On the other hand, the peak
gm dispersion could be affected by the interface states as well.
4.3.2 The impacts of gate dielectric quality on the output drain
current in E-mode fully recessed gate MIS-FETs
After evaluating the gate dielectric properties as mentioned before, the sample with
RTCVD SiN shows a high Dit and border trap density compared to the one with PEALD
SiN. In order to understand the impacts of the gate dielectric on the performance
of recessed gate E-mode MIS-FETs, these two gate dielectrics are deposited in the
transistors with two different recessed depths, as shown in Figure 4.10.
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Figure 4.10: Schematic cross-section of the E-mode recessed gate MIS-FETs with
1.5nm remaining AlGaN barrier (left) and 3.7nm etch depth into the GaN channel
(right).
Figure 4.11 shows the ID-VG characteristics and the transconductance (gm) for devices
with a 1.5nm remaining AlGaN barrier. When comparing the D-mode and E-mode
devices, the device with an RTCVD SiN gate dielectric shows a more pronounced
current drop and gm degradation compared to the one with a PEALD SiN gate dielectric.
Figure 4.11: ID-VG (a) and gm-VG (b) characteristics of the devices with 1.5nm and
3.7nm remaining AlGaN barrier. For the devices with a 1.5nm remaining AlGaN
barrier, the VTH is 0V (PEALD SiN) and 0.6V (RTCVD SiN). For the devices with a
3.7nm remaining AlGaN barrier, the VTH is -1V (PE-ALD SiN) and -1.3V (RTCVD
SiN).
To increase the VTH, the AlGaN barrier can be completely recessed into the GaN
channel, resulting in an E-mode MIS-FET rather than a MIS-HEMT (Figure 4.10 (b)).
Figure 4.12 shows the ID-VG and the gm of the recessed gate MIS-FETs. The device
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with an RTCVD SiN gate dielectric shows extremely lower current and gm compared
to the one with a PEALD SiN gate dielectric.
Figure 4.12: ID-VG characteristics of the GaN-MISFET devices (left). ID is below 10−8
mA/mm at VG=0V (right). The VTH is 1.1V and 1.3V, respectively for a PEALD SiN
and an RTCVD SiN gate dielectric.
Figure 4.13 and Figure 4.14 summarize how the ID and gm peak drop when the VTH is
increased. For a negative VTH of -1V, both devices have similar current. However, the
device with an RTCVD SiN gate dielectric shows a much more pronounced current
drop and gm degradation once the VTH is above 0V.
Figure 4.13: gm peak transconductance vs. VTH (left) and ID vs. VTH (right) on devices
with a PEALD SiN and an RTCVD SiN gate dielectric.
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Figure 4.14: ID for a fixed gate overdrive of 4V and VD=10V.
Strongly or completely recessing the AlGaN barrier not only reduces the carrier
concentration under the gate region but also brings the interface under the gate dielectric
close to the channel (Figure 4.15). Indeed, gm degradation could be either due to the
change in carrier concentration or the change in carrier velocity [111]. However, the
closer the traps to the GaN channel are, the stronger the electron scattering happens.
So, such strong electron scattering could lead to serious mobility degradation, resulting
in much more gm degradation and current drop for the device with an RTCVD SiN
gate dielectric. Yet, in a device with a better quality gate dielectric, i.e. a lower Dit or
less border traps, the current drop can be lowered as shown in the ID-VD characteristics
comparison of a fully recessed MIS-FET with a PEALD SiN and an RTCVD SiN
(Figure 4.16) gate dielectric.
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Figure 4.15: For a poor quality gate dielectric, such as an RTCVD SiN, the electrons in
the channel can easily be trapped by interface states or border traps. The closer these
traps to the GaN channel are (a thinner AlGaN barrier is shown from (a) to (c)), the
stronger the scattering happens. This results in serious gm degradation and current
drop (Figure 4.13 and Figure 4.14). However, this issue can be reduced by using a
high quality gate dielectric, such as a PEALD SiN.
Figure 4.16: ID-VD characteristics of the E-mode MIS-FETs with an RTCVD SiN gate
dielectric (a) and a PE-ALD SiN gate dielectric (b).
Conclusion
In summary, the impact of the interface properties and the quality of the gate dielectrics
on the drain current characteristic of E-mode recessed gate MIS-FETs have been
extensively investigated. The drain current reduction for a deep gate recess is observed.
When the gate dielectric interface is very close to the GaN channel, the current is
strongly reduced because of the increased scattering between the electrons and the
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interface states/border traps, leading to gm degradation, which is probably due to
mobility degradation. However, this current drop can be lowered by using a good
quality gate dielectric, which has lower Dit and less border traps.
4.4 Stability of forward gate bias time-dependent
dielectric breakdown (TDDB)
As mentioned in chapter 1, AlGaN/GaN Metal Insulator Semiconductor High Electron
Mobility Transistors (MIS-HEMTs) received significant attention because of their low
gate leakage current, allowing a high forward gate bias. On typical CMOS technologies,
the strength of the gate dielectric, especially time-dependent dielectric breakdown, is
a critical reliability issue. So far, for GaN-based technologies, a TDDB evaluation
has been successfully applied in Schottky gate AlGaN/GaN HEMTs to assess the
gate degradation mechanism under a reverse bias [79]. Also, a forward gate bias
TDDB evaluation has also been applied to D-mode MISHEMTs, as shown in chapter 3.
Nevertheless, a comprehensive TDDB evaluation incorporating D-mode and E-mode
transistors is lacking, especially the parameters affecting the gate dielectric strength in
recessed gate AlGaN/GaN devices. In this section, forward TDDB measurements are
performed in D-mode and E-mode AlGaN/GaN devices to assess the strength of the
PEALD SiN gate dielectric (15nm or 25nm).
In order to understand the TDDB performance of D-mode and E-mode transistors, five
different conditions for AlGaN barrier thicknesses are used in this study. The relevant
parameters with respect to the recess depth, the thickness of the PEALD SiN gate
dielectric, and the correlated VTH values are shown in Table 4.2. Figure 4.17 shows the
IG-VG characteristics of these different devices at 25oC and 150oC.
Table 4.2: Summary of the important device parameters.
Device Recessed depth AlGaN barrier Gate dielectric thickness VTH
A (MIS-HEMT) 4.4nm 13.6nm 15nm -4V
B (MIS-HEMT) 14.3nm 3.7nm 15nm -1V
C (MIS-HEMT) 14.3nm 3.7nm 25nm -2V
D (MIS-FET) 18.7nm -0.7nm 25nm 0.3V
E (MIS-FET) 21.7nm -3.7nm* 25nm 1.1V
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Figure 4.17: IG-VG characteristics at 25oC and 150oC.
The test structures have the following dimensions: a gate length (Lg) of 0.6µm, a
gate-source distance (Lgs) of 2µm, and a gate-drain distance (Lgd) of 2µm. It should
be noted that the gate width (Wg) of the test structures is 10µm in order to test the
dielectric intrinsic breakdown. In order to avoid extrapolation errors and to test the
dielectric strength in the worst case scenario (highest temperature environment), the
TDDB testing is performed at 150oC. Three positive gate voltages are used at 150oC.
Figure 4.18 shows the gate current monitored during the TDDB experiments with three
different gate voltages and the respective Weibull plots. Initially, the gate leakage
gradually decreases. This could be due to the accumulated negative charges under
the gate which suppress the gate leakage current. After a certain stress time, the gate
leakage current becomes noisy. This is mainly attributed to the gradual formation of
the percolation path. Once the percolation path has formed, the gate dielectric hard
breakdown occurs, which shows a sudden increase of the gate leakage current. Based
on the theory of the percolation path formation [87], tBD is extracted from the time
when the monitored current shows a step (∆ I) higher than 5×10-9A. Then, the Weibull
plot can be built based on the time-to-breakdown (tBD) distributions for the three TDDB
gate voltage conditions, as shown at the right side of Figure 4.18.
Since the first randomly generated percolation path in the gate dielectric statistically
follows the Weibull distribution, as explained in chapter 2, the tBD is calculated with
the criteria of the first increase of the gate leakage current, e.g. 5×10-9(A). In this
case, the first initiation of the soft breakdown is considered to be this condition. From
the device A to C, since there is a remaining AlGaN barrier under the gate dielectric,
the first percolation path associated with the soft breakdown could be generated in
the AlGaN barrier. Actually, the thickness of the epitaxy AlGaN barrier has ± 1nm
non-uniformity. This could lead to a thin remaining AlGaN barrier under the gate in
the Device D. Therefore, the soft breakdown we observed in the Device D could be a
very thin remaining AlGaN barrier caused by a ± 1nm non-uniformity. The summary
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Figure 4.18: TDDB gate current monitored on 30 devices with three different gate
voltages (10 devices per group) at 150oC (left). Weibull plot of the time-to-breakdown
(tBD) distributions for the 3 TDDB gate voltage conditions (right). The small gate width
(Wg=10µm) devices were used to study the intrinsic reliability.
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of the Weibull fitted parameter β (slope of the distribution) for the different recess
depths and gate dielectric thicknesses is listed in Table 4.3 and is shown in Figure
4.19. A large β indicates a tight distribution and small variability. Recessing the gate
leads to a smaller β, implying that the statistic distribution of tBD becomes more spread.
However, increasing the thickness of the gate dielectric strongly improves β (Device
C) compared to the device with the same AlGaN thickness but thinner gate dielectric
(Device B).
Table 4.3: Summary of the correlated fitted β.
Device Fitted β
A(MIS-HEMT) 2.63
B(MIS-HEMT) 1.53
C(MIS-HEMT) 3.1
D(MIS-FET) 2.11
E(MIS-FET) 1.9
Figure 4.19: Summary of the correlated fitted β in the function of recessed depths.
Figure 4.20 shows the extrapolated VG and the gate overdrive, i.e. extrapolated VG -
VTH, versus remaining AlGaN barrier thickness, by fitting either with a power law or
an exponential law under the condition of 0.01% failures of Wg=10µm after 20 years at
150oC. Considering the case of 15nm PE-ALD SiN, the extrapolated VG is decreased
as the remaining AlGaN barrier becomes thinner. Then, for a thick gate dielectric
(25nm), the extrapolated VG is higher again, as shown in Figure 4.20. Once the AlGaN
barrier is completely etched, the extrapolated VG is slightly decreased. However, the
extrapolated VG is increased to 8.2V (power law) or 6.8V (exponential law) when the
etch depth is 3.7nm in the GaN. This is consistent with the three higher gate voltages
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we needed to apply during the TDDB measurements of device E (Figure 4.18). In order
to test the TDDB strength of the gate dielectric, the electrons have to be formed under
the gate first in order to charge to the gate dielectric. Considering an enhancement
mode transistor, i.e. Device E, the electron density under the gate is decided by the
gate overdrive, i.e. VG-VTH. Therefore, a high VTH needs a high VG to form a certain
amount of electron density under the gate dielectric. Therefore, compared with the
Device D, the Device E needs three higher gate voltages for the TDDB experiments,
leading to a higher extrapolated VG shown in Figure 4.20. Therefore, Figure 4.20 (b)
shows the the gate overdrive versus remaining AlGaN barrier thickness. In general, we
can find that the gate overdrive is decreased when the remaining AlGaN barrier depth
changes from 3.7nm to -3.7nm. This indicates that the high extrapolated VG (Device
E) could be most probably due to a high VTH.
Figure 4.20: Extrapolated VG (a) and the gate overdrive (b) under the condition of
0.01% failures of Wg=10µm for 20 years at 150oC vs. remaining AlGaN barrier depth.
4.4.1 Gate width scaling
In order to test the intrinsic gate dielectric strength, the device with small gate width
has been evaluated and Figure 4.18 has shown that the tBD data follows a Weibull
distribution in the device with a small gate width (Wg). However, the possible influences
of the extrinsic failures, e.g. process induced defects, weak spots, etc., cannot be
excluded. This remaining issue can be answered by performing tBD tests in devices
with different gate area. In this section, the devices with fixed gate length and varying
gate width are used.
Assuming that the breakdown spot occurs randomly in the gate area, a wide gate width
device should statistically show faster tBD data than a narrow gate width device. A
wide device of width W1 can be considered as the set of n smaller devices of width
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W2. Therefore, the probability to form a percolation path in the wider device is n
times larger than in the narrower device. However, the failure distribution and β should
remain the same since the nature of the failure should not be influenced by the device
gate width. This can be elaborated mathematically [87] by considering the Weibull
distribution as:
η1 = η2(
W2
W1
)1/β (4.1)
where η is the scale factor of the associated Weibull distributions.
Consequently, in the case of intrinsic failures, the Weibull distributions associated with
failures in devices with width W1 and W2 should shift parallel and laterally with a
factor of (W2/W1)1/β, as shown in the equation 4.1. Figure 4.21 shows the failure
statistics of the devices with different gate width under the same gate bias. The Weibull
distributions of tBD are indeed laterally shifted when Wg (gate width) is increased.
Moreover, when normalizing all of the data to a single width of 10µm, these data
could be fitted with a single Weibull distribution (Figure 4.22). This proves that the
device failure is intrinsic as it scales only with Wg, thus showing that breakdown spots
are randomly distributed along the device width rather than being localized in one
particular zone as in the case of extrinsic failures.
Figure 4.21: Weibull plot of the time-to-breakdown (tBD) distributions measured for
VG=13V in devices with different width (Wg=10µm, 100µm, and 500µm).
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Figure 4.22: Weibull plot of tBD distributions measured for VG = 13V for devices with
different gate width (Wg =10µm, 100µm, and 500µm) normalized to 10µm gate width.
4.4.2 Percolation path in fully recessed gate E-mode MIS-FETS
In the case of fully recessed gate MIS-FETs, since there is no remaining AlGaN barrier,
the main percolation path is expected to form in the gate dielectric. Therefore, Device D
and E should have the same β because β is proportional to the amount of traps to form
the percolation path, as shown in equation 2.7 [87]. However, a smaller β in device E
(β =1.9) compared with the Device D (β =2.11) was observed, indicating that a smaller
amount of traps form the percolation path in device E. Figure 4.23 shows the TEM
picture under the gate in device E, indicating that the gate dielectric around the side
wall of AlGaN/GaN is thinner than the one on top of the GaN channel. Consequently,
during the TDDB experiments, the percolation path could also form around the gate
corner which has a thinner gate dielectric, resulting in a smaller β. This indicates that
there could be a potential reliability issue in fully recessed gate E-mode MIS-FETs due
to a thinner gate dielectric around the recessed gate corner.
4.4.3 Lifetime extrapolation in fully recessed gate E-mode MIS-
FETS
Lifetime of 0.01% failures for the device with a large gate width, i.e. Wg=36mm can be
predicted by either an exponential law or a power law. Figure 4.24 shows the lifetime
extrapolation to 0.01% of failures for Wg=36mm at 150oC. An operating voltage of
4.9V or 7.2V can be determined by means of an exponential law (solid line) or a power
law (dash line) fitting, respectively. Regarding a high gate overdrive that is desired
for E-mode devices, a gate dielectric of at least 25nm (or even thicker) are needed to
achieve the required TDDB strength to guarantee a sufficient large gate overdrive.
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Figure 4.23: TEM picture under the gate and schematic of possible percolation paths
in fully recessed gate E-mode MISFETs.
Figure 4.24: Extrapolation of tBD at 150oC towards low gate bias conditions.
In addition to the PEALD SiN dielectric, it is also interesting to know the lifetime
extrapolation in the fully recessed gate devices with an Al2O3 dielectric, which is the
other promising gate dielectric in GaN-based devices. Figure 4.25 shows the lifetime
extrapolation to 0.01% of failures for Wg=36mm at 150oC in the devices with an ALD
Al2O3 gate dielectric. An operating voltage of 7.2V or 8.8V can be determined by
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means of an exponential law (solid line) or a power law (dash line) fitting, respectively.
This result indicates that 25nm of ALD Al2O3 gate dielectric can guarantee a sufficient
TDDB margin.
Figure 4.25: Extrapolation of tBD at 150oC towards low gate bias conditions in the
device with ALD Al2O3.
4.4.4 Conclusion
In this section, a forward bias gate TDDB evaluation in D-mode MIS-HEMTs and
E-mode MIS-FETs with a PE-ALD SiN gate dielectric (15nm and 25nm thickness) has
been extensively performed. First, the β of the Weibull distribution decreased for the
device with a deeper recessed gate and the β increased for the device with a thicker
gate dielectric. Secondly, for MIS-HEMTs, both for the power law and the exponential
law, the extrapolated VG (0.01% failures in the device with Wg=10µm after 20 years)
is lower for a thinner AlGaN barrier under the gate. However, for MIS-FETs, the
extrapolated VG is larger for a deeper recessed gate. Thirdly, the Weibull distribution
scales with different Wg. This proves that the gate dielectric breakdown mechanism is
intrinsic along the gate width (Wg) direction. Fourthly, a deeper recessed gate could
result in another percolation path around the gate corner because the gate dielectric is
thinner on the sidewall, as observed in TEM inspection in Figure 4.23. This leads to
a smaller β, i.e. less amount of the traps are needed to form the percolation path, in
deeper recessed E-mode MIS-FETs. Finally, the lifetime is extrapolated to 0.01% of
failures for Wg=36mm at 150oC after 20 years. In order to guarantee a gate overdrive
(VG-VTH) with sufficient TDDB margin and to avoid the possible percolation path
around a deep recessed gate corner, the PEALD SiN and ALD Al2O3 gate dielectrics
require a minimum thickness of 25nm.
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4.5 Towards Understanding Positive Bias Tempera-
ture Instability (PBTI) in fully recessed Gate GaN
MIS-FETs
Figure 4.26: Schematic of fully recessed gate GaN MIS-FETs.
The VTH shift has been observed in D-mode MIS-HEMTs, as shown in Figure 4.8.
Such threshold voltage (VTH) hysteresis after a positive forward-reverse gate sweep
or VTH shift during a positive gate bias stress, which is generally known as positive
bias temperature instability (PBTI), has been reported for different gate dielectrics
[112–118]. In order to develop technologically relevant solutions, it is necessary to
gain in-depth understanding of the PBTI, especially E-mode devices. E-mode devices
need a large positive gate overdrive, which could induce a serious PBTI. In this section,
PBTI in E-mode fully recessed gate MIS-FETs, which have 3.7nm etching depth into
the GaN channel, is studied in detail. The schematic of the studied device is shown in
Figure 4.26 and Table 4.4 summarizes the gate dielectrics used in this study.
Table 4.4: Summary of the gate dielectrics used in this study.
Gate dielectric Thickness
PEALD SiN 20nm
ALD Al2O3 25nm
4.5.1 ID-VG characteristics and interface characterization
The devices are first electrically tested by a positive forward-reverse gate ID-VG sweep
(sweeping rate: 1.5V/s). Figure 4.27 shows the typical ID-VG characteristics after a
TOWARDS UNDERSTANDING POSITIVE BIAS TEMPERATURE INSTABILITY (PBTI) IN FULLY RECESSED
GATE GAN MIS-FETS 91
positive forward-reverse gate sweep. The VTH hysteresis is 0.63V and 0.1V in the
devices with PEALD SiN and Al2O3 gate dielectric, respectively. The Al2O3 gate
dielectric shows a smaller VTH shift compared to SiN gate dielectric. The VTH’s are
0.7V and 0.1V, respectively, as calculated by the criterion of ID=1mA/mm.
Figure 4.27: ID-VG characteristics of the devices with a PEALD SiN (a) and ALD Al2O3
(b) gate dielectric. The VTH hysteresis is 0.63V, and 0.1V, respectively. The VTH and
VTH hysteresis were both calculated by the criterion of ID=1mA/mm.
Similar to literature [119–124], a standard frequency-dependent conductance analysis
was performed first as the starting point to evaluate the gate stack quality when using
these two dielectrics. Figure 4.28 shows the extracted Dit (interface state density)
values by frequency-dependent conductance method at the interface under the gate
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dielectric, which are Dit ∼ 5×1012 – 4×1011 cm-2eV-1 (PEALD SiN) and Dit ∼ 2×1013
– 2×1012 cm-2eV-1 (ALD Al2O3). The Dit are measured in the depletion region of the
C-V measurements, where the gate bias is -0.3V ∼ 0.5V for ALD Al2O3 and 0.5V
∼ 1.0V for PEALD SiN, respectively. However, the impact of border traps on the
extracted Dit values cannot be excluded [117]. Therefore, a more general analysis
with a set of stress-recovery tests is used to understand the PBTI, as discussed in the
following section.
Figure 4.28: Dit measurement in fully recessed gate MIS-FETs. The trap state energy
was estimated based on the Shockley–Read–Hall statistical model with an assumed
capture cross-section of 1×10-15 cm2.
4.5.2 Insight into PBTI mechanisms
In order to further understand the PBTI mechanism, a set of stress-recovery tests
is conducted. A dedicated extended Measure-Stress-Measure (eMSM) sequence is
performed. As mentioned in chapter 2, this measurement technique can capture several
features of the PBTI kinetics after stress and recovery phases during a single experiment
with a minimum sense delay of 1ms. In order to avoid pre-stressing the device during
the initial ID-VG characterization sweep, the ID-VG is only measured up to the VTH of
the fresh device.
A non-linear power law dependence of ∆VTH on tstress is observed, as shown in Figure
4.29. Large ∆VTH > 0.1V is observed already at short stress time (2 seconds) and
moderate gate stress voltages (Vov,stress = 0.4V) (Fig. 4.29(a)) in the device with PEALD
SiN gate dielectric. Similar to the BTI evolution in different device technologies
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[98–101], ∆VTH was also observed to follow a power-law of the stress time and stress
overdrive voltage:
∆V TH = A0(V G − V TH0)γtnstress (4.2)
Figure 4.29: ∆VTH vs. tstress in the device with a PEALD SiN (a) and ALD Al2O3 (b)
in a logarithmic-logarithmic scale. Dashed lines are power law fits to the data, cf.
equation 4.2.
The time-dependence exponent n is estimated by fitting the power law (equation 4.2)
to each experimental curve. Figure 4.30 shows the time exponent n vs. VOV,stress,
where VOV,stress represents the difference between a gate stress voltage and a threshold
voltage (VG-VTH). In general, the time exponent n is in the range between 0.1 ∼ 0.225,
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which is within the typical range of BTI reports in different technologies [98–101].
However, it is worth noting that the time exponent n of PEALD SiN decreases faster
when increasing a gate voltage. The smaller exponent n, i.e. the weaker stress time
dependency of the ∆VTH evolution, indicates that a fast ∆VTH has happened very
quickly as soon as a stress voltage has been applied. On the other hand, in the device
with ALD Al2O3, the time exponent n shows a slower decreases toward higher VOV,stress.
Figure 4.30: Time exponent n with respect to the two different gate dielectrics.
Furthermore, by extracting the ∆VTH after a 2 second stress, the relationship of ∆VTH
and VOV,stress can be benchmarked, as shown in Figure 4.31. As one can clearly see,
Al2O3 devices show ∼ 10 times lower ∆VTH as compared to SiN. Moreover, a weak
voltage dependence exponent γ ∼ 1 is observed for PEALD SiN, while γ ∼ 2 for
ALD Al2O3. Note that γ describes the voltage dependency of ∆VTH, as shown in the
following equation:
∆V TH ∝ V γov,stress (4.3)
The physical origin of different γ values will be discussed in the following section.
The ∆VTH during a stress can be expressed by using a semi-empirical acceleration
model [101]:
∆V TH ∝ A0exp( EA
kBT
)(V G − V TH0
tOX
)γtnstress (4.4)
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Figure 4.31: PBTI shift benchmarking in terms of voltage dependency of ∆VTH.
This expression can be simplified as follows (Equation 4.5) once the same stress voltage
is used.
∆V TH ≈ Aexp(− EA
kBT
)tnstress (4.5)
In order to estimate the mean activation energy of the charge capture process, one
should consider the time necessary to reach a given VTH (i.e. a given number of charged
defects) at different temperatures, as shown in the following:
tstress =
{ ∆V TH,given
Aexp(− EAkBT )
} 1
n =
{∆V TH,given
A
} 1
n
{
exp( EA
kBT
)
} 1
n (4.6)
ln(tstress) =
1
n
· ln(∆V TH,given
A
) + ( 1
n
) · EA · 1
kBT
(4.7)
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Therefore,
< EA,capture >=
1
n
· EA (4.8)
From Eq. 4.8, the mean activation energy can be obtained by dividing the VTH activation
energy for n.
Figure 4.32: Arrhenius plots of the VTH measured during the stress (a) and relaxation
(b) in devices with PEALD SiN and ALD Al2O3 gate dielectric. The ∆VTH value were
extrapolated when the devices were stressed at 1V of voltage overdrive for 2s and
relaxed for 1s at different temperatures, i.e. 25oC, 50oC, 75oC, and 100oC. Similar EA
values are estimated for the emission process when ∆VTH recovery is evaluated from
1ms to 1s after stress removal.
TOWARDS UNDERSTANDING POSITIVE BIAS TEMPERATURE INSTABILITY (PBTI) IN FULLY RECESSED
GATE GAN MIS-FETS 97
Arrhenius plots of the temperature-dependence of the measured VTH are shown in
Figure 4.32 for the different devices. By fitting an exponential trend to the data, the
VTH activation energy can be estimated. The activation energy (after 2sec stress) is
estimated to be 0.57eV and 1.02eV for the devices with PEALD SiN/ALD Al2O3 gate
dielectric (time exponent n is 0.10/0.167), respectively. Furthermore, the activation
energy (after 1sec relaxation) is estimated to be 0.67eV and 1.1eV for the devices
with PEALD SiN/ALD Al2O3 gate dielectric, respectively. Please note that electron
emission from traps back to the channel could happen during the 1ms delay (minimum
delay) to estimate VTH after stress removal. Since electron emission is also a thermally
activated process, the estimated capture activation energy could be inaccurate. However,
the large difference in the value of extracted EA for the two dielectrics suggests different
defect properties.
Another challenge to characterize PBTI is the partial recoverability once the stress
is removed. This is often referred to as “relaxation”. Such relaxation results in an
underestimation of the PBTI degradation with standard delayed measurements. As the
eMSM measurement sequence described previously, a set of relaxation curves in the
device with PEALD SiN and ALD Al2O3 gate stack were collected, as shown in Figure
4.33. The relaxation transient is fitted with the empirical universal relaxation model
[95] with the physical assumption of a recoverable (R) and permanent degradation
(P) ascribed to different defect types [125], allowing an estimation for the fast VTH
component from the slowly-relaxing (or so-called permanent) component. While this
distinction is only qualitative as it is based on an empirical model, it serves the purpose
of further comparing the different PBTI behaviors of the two dielectrics. The VTH
recovery can be described as:
V TH(tstress, trelax) = R(tstress, trelax = 0)× r(η) + P (tstress) (4.9)
r(η) = 11 +Bηβ (4.10)
where tstress is the total stress time, trelax is measured from the end of the last stress
phase, and η = trelax/tstress is the universal relaxation time; B is a scaling parameter. The
functional form of Eq. 4.9 is similar to a stretched exponential, which is often used
to describe relaxation of dispersive systems, and β has the attributes of a dispersion
parameter. R (tstress, trelax= 0) represents a rough estimation of the “full” recoverable
component extrapolated to trelax= 0. Figure 4.33 shows typical set of PBTI relaxation
traces and Figure 4.34 shows the recoverable (R) with respect to the different stress
time and the permanent degradation (P). The ALD Al2O3 shows a smaller recoverable
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component (R) even under a high stress gate voltage and a faster relaxation, as shown in
Figure 4.33 (b). This can also be observed by looking at the ratio between the ∆VTH of
the ALD Al2O3 gate dielectric and the PEALD SiN gate dielectric as a function of the
relaxation time (Figure 4.35). A faster dielectric defect discharge is clearly observed in
the device with an Al2O3 gate dielectric. This faster relaxation suggests the electrons
could be trapped shallower at the interface between the gate dielectric and GaN or
inside the gate dielectric, inducing faster charge emission after stress removal. This
could be due to a less favorable defect energy level with respect to the Fermi level in
the GaN channel, which will be discussed in the following paragraph.
Figure 4.33: Typical set of PBTI relaxation traces measured in the device with PEALD
SiN (a) and ALD Al2O3 (b) gate dielectric. Note: different stress conditions (gate
overdrive, stress time) were chosen in order to yield comparable degradation levels
in the two different gate stacks. The lack of data at short relaxation times (<10ms) is
due to the limited speed of the auto-ranging feature of the measurement instrument.
B and β are 1.06 and 0.15 for the PEALD SiN and 2.72 and 0.18 for the ALD Al2O3,
respectively.
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Figure 4.34: The recoverable (R) with respect to the different stress time and the
permanent degradation (P).
Figure 4.35: The transients fitted with the universal relaxation model reveal faster
relaxation for the device with Al2O3 gate dielectric.
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Although Al2O3 shows larger Dit levels (cf. Figure 4.28), the PBTI-induced VTH
shift is smaller compared to SiN. Recent literature shows that BTI in SiGe [99],
Ge [100] [126], and InGaAs [98] [127] devices with high-k gate stacks is mainly
caused by charging/discharging of defects inside the gate dielectric. A dielectric defect
band based model has been used in literature to successfully describe BTI in various
device technologies. Such model assumes the existence of a normal distribution of
dielectric defect levels, and it ascribes BTI VTH shifts to defect filling at varying
gate voltages. For simplicity, the model assumes thermodynamic equilibrium, i.e. at
each gate voltage all the defect levels above the channel Fermi level are considered
empty, while all the levels below are considered filled. No kinetics is captured by this
simplified model as it would require an accurate description of the lattice relaxation
thermal barriers involved in the charging of each individual defect [128]. Therefore,
the extracted defect density should be interpreted as representative of the given stress
duration considered (i.e. larger density would be extracted for longer stress data).
Note that, under the assumption of a voltage-independent power-law time exponent,
i.e. time exponent n is independent of the stress voltage, longer stress time would
only result in a rescaling of the fitted defect densities without modifying the defect
energy profiles. Furthermore, a uniform distribution of defects along the dielectric
thickness is assumed, and the applied gate voltage overdrive is assumed to drop solely
on the gate dielectric, inducing a constant electric field. The impact of the possible
presence of fixed charges is neglected. Figure 4.37 shows the experimental data of
voltage dependency of ∆Neff (effective trapped charge density = VTHox/q) against the
calculated curves corresponding to the proposed defect band model. Note about the
model calculation: the defect bands are modeled as a Gaussian distribution over energy
as:
Dot(E, x) =
Dot0
σt
√
2pi
exp
{− E − µt(x)2σ2t } (4.11)
where E is the energy within the dielectric bandgap, µt and σt are the mean and the
standard deviations of the Gaussian distributions and x is the spatial position inside the
dielectric layer. Charged defects at different spatial positions also contribute differently
to the total VTH due to electrostatics. Moreover, an exponential decay term exp(-
x/x0) is included to account for the reduced tunneling probability of channel electrons
toward defects located deeper in the gate dielectric (WKB approximation for tunneling
probability). The characteristic tunneling distance x0 was fitted as 1.4/2.54nm for
Al2O3 and SiN, respectively. Note that using a Gaussian distribution of the defect
levels is an assumption for the purpose to simplify the mathematical calculation of the
model. Although different energy distributions of the defect might exist in reality, a
similar result by shifting up the Fermi level energy in the channel would be obtained
independently of the chosen distribution.
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There are three fitting parameters, i.e. Dot, µt, and σt, as shown in Equation 4.11. In
order to describe the experimental data, we find that a defect distribution in Al2O3
centered µt ∼ 1.15eV (EC + 1.15 eV) above the GaN conduction band with a relatively
narrow energy spread (σ ∼ 0.42eV) (Figure 4.36) and a defect distribution in SiN
centered µt ∼ 0.05 eV below the conduction band (EC - 0.05 eV) of GaN with a wide
energy spread (σ ∼ 0.67eV) (Figure 4.36) can nicely reproduce the experimental data
(Figure 4.37).
Interestingly, the total volume density of dielectric defects (Dot) in Al2O3 is ∼ three
times larger than in SiN; however a large fraction of the defects in Al2O3 are not
energetically favorable for channel electrons, and therefore they do not contribute to
PBTI shifts at operating condition. On the contrary, the wide defect band in SiN is
accessible for channel electrons already at low gate voltages, explaining the large VTH
shifts under a low gate bias and the weak voltage acceleration. These results also are
qualitatively consistent with the different activation energies estimated (Figure 4.32).
Namely, SiN gate dielectric has easily accessible dielectric defects, so the trapping
mechanism of the SiN is accelerated less by the temperature, leading to a low activation
energy (EA=0.57eV) compared to the device with ALD Al2O3 (EA=1.02eV).
Figure 4.36: Defect band models in the device with PEALD SiN gate dielectric and
ALD Al2O3 gate dielectric (left) and the energy distribution of gate dielectric defects
with respect to two different gate dielectrics (right).
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Figure 4.37: The experimental data of ∆Neff vs. voltage are excellently described by
a defect band model calculation, as shown in Figure 4.36. The fitting parameters,
including Dot, µt, and σt, are shown in Figure 4.36.
Note that, in the framework of the defect band model, the overdrive voltage dependency
of ∆VTH (γ in Figure 4.31), indicates the accessibility of dielectric defects in the gate
dielectric, as illustrated in Figure 4.38. A low γ suggests the existence of a wide
distribution of dielectric defects centered around the channel Fermi level, which can be
easily accessed at low stress voltage. On the other hand, a high γ suggests a narrow
distribution of defect level far away from the channel Fermi level. These physical
mechanisms of PBTI in fully recessed gate GaN MIS-FETs are also consistent with the
understanding of BTI in advanced gate stacks [129]. Based on all these observations,
the Al2O3 gate dielectric is a much more promising to improve PBTI reliability than
the SiN gate dielectric. It is worth mentioning that other gate dielectrics, such as
HfO2 and SiO2, might have different dielectric defect distributions, resulting in further
possibilities to improve PBTI.
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Figure 4.38: Illustration of the relation between γ and defect distribution inside the
gate dielectric. By comparing the PBTI shift benchmarking in Figure 4.31 with the
defect band model in Figure 4.37, (a) a low γ (similar to the case of PEALD SiN)
suggests the existence of a wide distribution of defect level centered around the channel
Fermi level and (b) a high γ (similar to the case of ALD Al2O3) suggests a narrow
distribution of defect level far away from the channel Fermi level.
4.5.3 conclusion
The PBTI reliability of fully recessed-gate GaN MISFETs has been comprehensively
investigated. By employing a dedicated set of stress-recovery experiments, i.e. the
eMSM technique, PBTI has been characterized, highlighting the complex kinetics. The
results indicate that: 1) VTH evolution shows a power-law time dependence and 2) the
PEALD SiN gate dielectric shows a low time exponent n, low voltage dependence of
VTH (γ ∼ 1), and low capture activation energy (EA = 0.57 eV), which can be explained
by a defect band model we proposed to describe the experimental data. The PEALD
SiN gate dielectric shows a wide defect band (σ ∼ 0.67 eV) centered 0.05 eV below
the conduction band (EC - 0.05 eV) of GaN. In contrast, the defect distribution inside
the ALD Al2O3 is 1.15 eV above the conduction band of GaN (EC + 1.15 eV) and
shows a narrower energy spread (σ ∼ 0.42 eV). Therefore, the gate dielectric defects
inside the PEALD SiN are much more easily accessible under a low gate voltage bias
compared with ALD Al2O3 gate dielectric, indicating that the Al2O3 gate dielectric
is more promising to improve the PBTI reliability. In sum, the distribution of defect
energy levels inside the gate dielectric can contribute to the PBTI, which needs to be
considered for further material and process optimization.
104 STABILITY OF E-MODE RECESSED GATE GAN MIS-FETS ON A 200MM SI SUBSTRATE
4.6 Summary of this chapter
In this chapter, the gate-related instabilities in terms of the impacts of the gate dielectric
on the output drain current, forward gate bias time-dependent dielectric breakdown,
and positive bias temperature instability (PBTI), in E-mode recessed gate GaN MIS-
FETs have been discussed and strategies have been proposed to improve the devices’
robustness under an ON-state condition. The key findings are summarized in the
following.
First of all, the impact of the interface properties and the quality of the gate dielectrics
on the output drain current has been investigated. Once the gate dielectric interface is
approaching the GaN channel due to a recessed gate approach, the reduction of the
output drain current has been observed.This is most probably because of the increased
scattering between the electrons and the interface states/border traps, leading to gm
degradation, which is probably due to mobility degradation. However, this issue could
be minimized by using a good quality gate dielectric, which has lower Dit and less
border traps. Therefore, this study suggests that it is crucial to have a gate dielectric
technology providing a lower Dit and less border traps to develop a high performance
E-mode MIS-FET.
Secondly, the forward bias gate TDDB in D-mode MIS-HEMTs and E-mode MIS-FETs
with a PE-ALD SiN gate dielectric (15nm and 25nm thickness) has been evaluated.
The Weibull slope (β) of the Weibull distribution with respect to the different recessed
depths have been shown and discussed. The β is decreased when the gate recess
is deeper but is increased when the gate dielectric becomes thicker. Secondly, the
extrapolated VG regarding 0.01% failures in the device with Wg=10m after 20 years
is lower for a thinner AlGaN barrier in MIS-HEMTs but larger in a deeper recessed
gate MIS-FETs. Furthermore, the PE-ALD SiN gate dielectric requires a minimum
thickness of 25nm to have a sufficient TDDB margin regarding 0.01% of failures for
Wg=36mm at 150oC after 20 years. The 25nm ALD Al2O3 gate dielectric also shows
sufficient TDDB margin regarding the same failure criteria.
Thirdly, by employing the eMSM technique, PBTI in E-mode recessed gate MIS-FET
has been characterized. The defect band model is proposed to explain different PBTI
characteristics in the devices with PEALD SiN and ALD Al2O3. Based on this model,
the gate dielectric defects inside the PEALD SiN are much more easily accessible
under a low gate voltage bias due to a wide defect band (σ ∼ 0.67 eV) centered 0.05
eV below the conduction band (EC - 0.05 eV) of GaN. On the other hand, the defect
distribution inside the ALD Al2O3 is 1.15 eV away from the conduction band of GaN
(EC + 1.15 eV) and shows a narrower energy spread (σ ∼ 0.42 eV). Therefore, the gate
dielectric defect of Al2O3 can only be accessed under a high gate voltage. In sum, the
distribution of defect energy levels inside the gate dielectric can contribute to the PBTI.
For this reason, Al2O3 gate dielectric is more promising than SiN gate dielectric in
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fully recessed gate GaN MIS-FETs.
Finally, the comparison of the PEALD SiN and ALD gate dielectrics in E-mode GaN
MIS-FETs is shown in Table 4.5. Regarding the forward gate bias TDDB, PEALD
SiN and ALD Al2O3 both have been demonstrated a sufficient TDDB margin with
25nm thickness regarding the 0.01% failures for 20 years at 150oC. However, ALD
Al2O3 shows a better PBTI compared to SiN. It is worth noting that, however, ALD
Al2O3 shows a lower VTH compared to SiN. Therefore, none of these gate dielectrics
can provide the advantages in combing a good PBTI and high VTH, suggesting that
further endeavors are needed to explore advanced gate dielectrics in using E-mode
GaN MIS-FETs.
Table 4.5: Comparison of PE-ALD SiN and ALD Al2O3 gate dielectrics in E-mode
GaN MIS-FETs.
Gate dielectric TDDB PBTI VTH
PE-ALD SiN + - +
ALD Al2O3 + + -

Chapter 5
Stability of E-mode p-GaN AlGaN/GaN HEMTs
on a 200mm Si substrate
5.1 Introduction
As mentioned in chapter 1, p-GaN AlGaN/GaN HEMTs are the other important
architecture for E-mode power devices. This device concept is relative new and has
been attracted more attention recently because an E-mode characteristic is able to be
successfully realized and controlled. However, the reliability issues in such devices
remain unknown. For example, the behavior of such devices under a large forward gate
bias has not been explored yet. In this chapter, the forward gate breakdown mechanisms
are explored and the physical mechanisms are proposed. Furthermore, preliminary
high forward gate bias stresses are performed in order to understand the stability of
VTH and time-dependent p-GaN gate degradation.
5.2 Device Description
Figure 5.1 shows a schematic of p-GaN gate HEMTs. The devices were fabricated
using a Au-free CMOS-compatible process. The AlGaN/GaN heterostructures were
grown by MOCVD on 200mm Si (111) substrates. The layer stack consisted of a
2.4-µm-thick (Al)GaN buffer layer to enable high voltage operation, a 300 nm thick
GaN channel layer and a 15 nm AlGaN barrier layer. The last top layer consisted of
70 nm Mg-doped p-GaN. The chemical Mg concentration was 1×1020cm3 and the
active Mg concentration was 1×1018cm3, which corresponds to a 1% Mg activation
rate. The TiN gate metal was evaporated on top of the p-GaN layer to form a Schottky
contact. Then, a SiN hard mask was deposited on top of the TiN layer. Subsequently,
a selective etch was performed till the AlGaN layer. Then, the SiN hard mask was
removed and a SiN passivation layer was deposited. The p-GaN HEMT devices were
further processed using Au-free process modules for Ohmic contacts and the various
metal interconnect levels, including a thick power metal. Figure 5.1 shows a schematic
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of the device up to the Ohmic contacts and a TEM inspection of the gate region. The
devices with WG=10µm, LG=0.7µm, and LGD=LGS=0.75µm are used for this study.
Figure 5.1: Schematic cross-section of the Schottky metal/p-GaN gate AlGaN/GaN
HEMT (a) and the TEM picture of the gate region (b).
A typical ID-VG characteristic is shown in Figure 5.2. A threshold voltage (VTH)
of +1.6V is extracted by the maximum transconductance method. The output drain
current (ID) at VG=8V and VD=1V is 90mA/mm. The gate leakage current is below
5×10−7mA/mm at VG=8V. The subthreshold slope is 90mV/dec.
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Figure 5.2: ID-VG and IG-VG characteristics of p-GaN gate HEMTs.
5.2.1 The forward gate bias breakdown mechanisms
In order to explore the forward gate breakdown mechanism, the IG-VG is measured at
VD=0V from 25oC to 200oC. The measurement flow is shown in Figure 5.3. All the
experiments are done on fresh devices.
Figure 5.3: Measurement procedure in this study.
The IG is monitored when the gate voltage is swept from 0V till the gate hard breakdown.
An example of such an IG-VG characteristic is shown in Figure 5.4.
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Figure 5.4: IG-VG characteristics vs. different temperatures.
Another fresh device is selected to repeat this experiment at a different temperature. A
group of 15 devices with similar characteristics are measured at the same temperature
and a total of 60 devices is used at four different temperatures. Before the
hard breakdown occurred, the gate leakage current increases as the temperature
increases. Furthermore, we observe that the gate breakdown increases as temperature
increases. Figure 5.5 shows the summary of a statistical study of the gate breakdown
measurements under each temperature condition. We can see that most of the gate
breakdown values are tightly distributed around the average value. Furthermore, all of
the data at 200oC are higher than at 25oC.
The positive temperature dependency of gate breakdown voltage (+5×10−3(oC/V))
is clearly observed, which is in contradiction to the temperature dependency of gate
breakdown characteristic in AlGaN/GaN MIS-HEMTs [130] [131].
Positive temperature breakdown characteristics have been observed in Silicon CMOS
technology [132] and depletion mode AlGaN/GaN HEMTs under an OFF-state
bias [133], which are all explained by avalanche breakdown triggered by the impact
ionization. Furthermore, GaN P-N diodes under a reversed bias also show this behavior
[134–136]. This suggests that such a positive temperature forward gate breakdown
characteristic in Schottky metal/ p-GaN gate AlGaN/GaN HEMTs could be related to
avalanche breakdown as well. As shown in Figure 5.6, under equilibrium condition,
the depletion region of the Schottky metal/p-GaN junction has a width of 50nm, which
is estimated from a simulated Schottky junction with active Mg=1×1018cm3 and also
can be simply calculated by using one-sided metal-semiconductor junction [132].
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Figure 5.5: The gate breakdown voltage vs. temperature. The gate breakdown voltage
is extracted at 10−3mA/mm gate leakage current. 15 devices are measured at the same
temperature and a total of 60 devices is used at four different temperatures.
Figure 5.6: Simulated band diagrams under an equilibrium condition.
Furthermore, as shown in Figure 5.7, under a high forward gate bias condition, the
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Schottky metal/ p-GaN diode is reversed bias, further extending the depletion region.
Under a high forward gate bias, the electrons in the channel might be emitted over
the AlGaN barrier and injected into the p-GaN layer. Once these electrons reach the
depletion region, they are accelerated by the high electric field in the depletion region.
The electric field is higher than 1.4MV/cm if a 70nm p-GaN layer has been assumed
to be fully depleted to sustain the 10V of the gate breakdown voltage. The avalanche
breakdown happens when the electrons move across the depletion region and acquire
sufficient energy from the electrical field. Since the avalanche breakdown has a positive
temperature coefficient, this mechanism can explain the observation, as shown in Figure
5.4 and Figure 5.5.
Figure 5.7: Simulated band diagrams under a high gate voltage bias, e.g. VG=10V.
The electron and hole-related luminescence has been observed by Meneghini et al.
on p-AlGaN gate HEMTs under a high drain bias with a moderate gate bias (VG <
5.5V) [137]. They proposed that such kind of luminescence is due to the recombination
of the holes injected from the gate and the electrons in the channel. In this case
with p-GaN gate HEMTs, the emission microscopy measurements are carried out at
different high gate biases before the gate hard breakdown occurs under the condition of
VD=0V. Note that the gate current is limited to 1µA during the measurement in order
to test avalanche luminescence instead of the gate hard breakdown luminescence. The
impact ionization is well known to induce the avalanche luminescence [136] due to
the recombination of the electron-hole pairs. The light emission is clearly observed
when the gate bias is close to gate hard breakdown (Figure 5.8 (a), 5.8 (b), and 5.8 (c)),
proving that electrons can move across the space charge region, further generating the
electron-hole pairs as mentioned before. Before the avalanche breakdown occurs, the
electron-hole pairs have a chance to recombine again, yielding the light emission, as
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shown in Figure 5.8 (d). However, the band-to-band recombination could also partially
contribute to the light emission as well. Similar results have been observed in p-pi-n
GaN diodes [136], which is mainly due to Mg acceptor level in p-GaN region.
Figure 5.8: EMMI measurement in p-GaN gate AlGaN/GaN HEMTs at VG=9V (a),
VG=9.5V (b), and VG=9.8V (c). The schematic of electron-hole recombination is shown
in Figure 5.8 (d).
5.2.2 Conclusion of the forward gate bias breakdown mecha-
nisms
In this section, the forward bias gate breakdown mechanism in Schottky metal/p-GaN
gate AlGaN/GaN HEMTs has been studied. First, the positive temperature dependency
of the gate breakdown voltage is clearly observed (+5×10−3°C/V). The average gate
breakdown voltage at 200°C is +1V higher than the one at 25°C. Such a gate breakdown
phenomenon can be explained by avalanche multiplication in the depletion region of
the Schottky metal/p-GaN junction. Once the electrons transfer to the p-GaN region,
they can be accelerated by a high electrical field in the depletion region, yielding
impact ionization. Finally, an avalanche luminescence is observed by means of EMMI
measurement, proving that electron-hole pairs could indeed be generated under a high
VG bias.
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5.2.3 The high forward gate bias stress in p-GaN AlGaN/GaN
HEMTs
In this section, a preliminary set of tests is conducted to investigate the device’s
degradation. Three different gate biases, i.e. VG=9V, VG=9.5V, and VG=10V, are used
to stress the devices with a total duration of 4110 seconds. The ID-VG and IG-VG
characterizations are performed after 10s, 110s, 610s, 1110s, etc., to investigate the
device’s characteristics.
Figure 5.9 shows the ID-VG characteristics during a VG=9V stress.
Figure 5.9: ID-VG characteristics in a linear-linear scale (a) and a logarithmic-linear
scale (b).
Figure 5.10 summarizes the VTH shift versus the stress time. The VTH is calculated
by the criterion of ID=1mA/mm. Unlike a typical positive VTH shift observed in
MIS-HEMTs (chapter 3 and 4), the VTH generally shifts in a negative way during a
stress at VG=9V. The VTH shift ∼ -0.6V is observed after a 10s stress. However, a
slight recovery is observed after a 110s stress. This recovery could be ascribed to a
faster relaxation when a stress is removed or the impact of the ID-VG characterizations.
Afterward, a further negative shift is observed when the device is stressed for a longer
time.
DEVICE DESCRIPTION 115
Figure 5.10: VTH shift in the function of the stress time during a stress at VG=9V.
A certain amount of hole concentration exists in the p-GaN region due to the doping
with Mg and more and more holes could be created due to impact ionization, as
mentioned before. Under a positive VG, these holes could be injected to the AlGaN
barrier or even GaN channel [51] [137] [138]. Such hole movement could explain
the negative VTH shift under a positive gate bias, as shown in Figure 5.11. These
holes could be trapped by the interface states at the interface between p-GaN and
AlGaN layer and by the bulk defects in the AlGaN layer. In order to maintain the
charge neutrality, more holes at the interface between p-GaN and AlGaN induce more
electrons in the channel, further leading to the negative VTH shift.
Figure 5.11: Schematic of the hole trapping under a positive gate bias.
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In addition, IG is monitored during a stress at VG=9V. Figure 5.12 shows IG during this
stress. After a certain stress time (∼ 30 sec), the current becomes noisy, indicating that
there is degradation. However, time-dependent p-GaN gate breakdown is not observed
during this stress.
Figure 5.12: Monitored IG during a stress of VG=9V.
Furthermore, the device is stressed under higher gate biases, e.g. VG=9.5V and VG=10V.
Figure 5.13 shows the ID-VG characteristics during the stress of VG=9.5. A negative
shift of the ID-VG characteristic can be observed. However, time-dependent p-GaN
gate breakdown is observed after ∼ 717s, as shown in Figure 5.14. After a p-GaN gate
hard breakdown occurred, the drop of the ID at VG=4V and the increase of ID at VG=-1
are observed.
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Figure 5.13: ID-VG characteristics during the stress of VG=9.5V in a linear-linear scale
(a) and a logarithmic-linear scale (b).
Figure 5.14: Monitored IG during the stress of VG=9.5V.
A further higher gate bias VG=10V is stressed the device. A faster gate breakdown was
observed, as shown in Figure 5.16. After a hard gate breakdown occurred, a serious ID
drop and a high leakage current are observed as well.
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Figure 5.15: ID-VG characteristics during the stress of VG=10V in a linear-linear scale
(a) and a logarithmic-linear scale (b).
A faster time-dependent breakdown was observed under a stress of VG=10V, as shown
in Figure 5.16.
Figure 5.16: Monitored IG during the stress of VG=10V.
Figure 5.17 shows the summary of the monitored IG under three different gate voltages,
i.e. VG=9V, VG=9.5V, and VG=10V. Time-dependent p-GaN HEMT under a high
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forward gate voltage can be clearly observed. A high gate voltage results in a high gate
leakage current, further leading to a early gate breakdown. Recent publications [139]
[140] have observed the time-dependent behavior under a positive forward gate bias in
a p-GaN HEMT as well.
Figure 5.17: Monitored IG with three different gate voltages.
The possible mechanisms leading to the time-dependent p-GaN gate breakdown could
be due to the degradation in the p-GaN layer, where the region has a high electrical field.
As shown in Figure 5.18, the holes in p-GaN gate could move under a positive gate
bias. These holes could gradually damage and create the defects in the p-GaN layer,
further forming a percolation path. Furthermore, the impact ionization, as mentioned
previously, could further accelerate the degradation process in the p-GaN region since
more and more electron-hole pairs are generated. Once the percolation path is formed,
the p-GaN layer starts leaking and losing the capability to control the electrons in
the channel. Therefore, a drop of ID under a positive gate bias and an increase of the
leakage current under a reversed gate bias are observed, as shown in Figure 5.13 and
5.15.
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Figure 5.18: Schematic of forming the percolation path under a positive gate bias.
5.2.4 Conclusion of the high forward gate bias stress
In this section, preliminary high forward gate bias stresses are performed in p-GaN
AlGaN/GaN HEMTs at room temperature. Generally, a negative VTH shift was
observed. When a higher gate bias is applied, a larger negative VTH shift is observed.
A possible reason could be due to hole movement and hole trapping by the interface
states at the interface between p-GaN and AlGaN layer and by the bulk defects in the
AlGaN layer.
Regarding the case of the stress at VG=9V, there is no observable IG degradation.
However, when a higher gate bias is applied, e.g. VG=9.5V and VG=10V, a time-
dependent p-GaN gate breakdown was observed. We have proposed that a percolation
path is possibly formed in the p-GaN layer due to hole movement, resulting in a TDDB
phenomenon.
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5.3 Summary of this chapter
In this chapter, the forward bias gate breakdown mechanism and the stability
under high forward gate stresses in Schottky metal/p-GaN gate AlGaN/GaN
HEMTs have been studied. First of all, the positive temperature dependency of
forward gate bias breakdown is observed. Such phenomenon can be explained by
avalanche multiplication in the depletion region of the Schottky metal/p-GaN junction.
Furthermore, the generation of electron-hole pairs under a high VG bias is confirmed
by an avalanche luminescence from EMMI measurement.
Secondly, under a forward gate bias stress at VG=9V, a negative VTH shift is observed.
The possible mechanism related to the hole trapping has been proposed. The time-
dependent p-GaN gate breakdown was observed during the stresses of VG=9.5V, and
VG=10V. The formation of a percolation path in p-GaN region has been proposed to
explain the TDDB behavior.

Chapter 6
Summary and outlook
This final chapter briefly reviews the main objective of this Ph.D. study,
summarizes the Ph.D. work and the main contributions to the GaN scientific
community, and finally gives an outlook of the future developments in GaN power
devices.
6.1 Main Objective
GaN-on-Si power devices have shown superior performance with cost-effective
solutions thanks to the large-diameter Si substrate and Au-free CMOS compatible
processes. However, the long-term stability of GaN-on-Si power devices remains one
of the serious bottlenecks for commercialization acceptance compared to the existing
Si and SiC-based technologies. This Ph.D. study focuses on the evaluation of the
stability of GaN-on-Si power devices under an ON-state condition, further analyzing
the degradation mechanisms. These understandings can benefit the future improvement
of the robustness of GaN power devices.
6.2 Summary of this Ph.D. work
In chapter 3, state-of-the-art D-mode AlGaN/GaN MIS-HEMTs with in-situ SiN/Al2O3
were first used to understand the stability under an ON-state stress although a D-mode
MIS-HEMT is typically used in a normally-off cascode configuration, where the
maximum gate bias is 0V. Two different instabilities have been identified: 1) Forward
gate bias time-dependent dielectric breakdown, and 2) VTH shift under a positive gate
bias stress. Regarding the forward gate bias time-dependent dielectric breakdown,
the TDDB methodology is demonstrated to evaluate the gate dielectric strength under
a forward gate bias stress, showing an excellent dielectric strength at 200oC (a gate
voltage of +5V or +6V for 1% of failures for 20 years lifetime). Secondly, VTH stability
under a forward gate bias stress is studied, indicating that a forward gate voltage (VG)
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bias stress induces a positive VTH shift which is proportional to the applied gate forward
voltage.
In chapter 4, three different instabilities in E-mode recessed gate GaN MIS-FETs have
been investigated: 1) the impacts of the gate dielectric on the output drain current, 2)
forward gate bias time-dependent dielectric breakdown, and 3) positive bias temperature
instability (PBTI).
First of all, regarding the impacts of the gate dielectric on the output drain current,
we found a reduction of output drain current when the gate dielectric interface is
approaching the GaN channel due to a recessed gate approach. This is most probably
due to scattering between the electrons in the channel and interface states/border traps
when the gate dielectric approaches the GaN channel. This current reduction can be
lowered by using a good quality gate dielectric, which has a lower Dit and border traps.
Secondly, a forward bias gate TDDB evaluation has been performed in D-mode MIS-
HEMTs and E-mode MIS-FETs with a PEALD SiN gate dielectric (15nm and 25nm
thickness). The conclusions are summarized in the following.
1) The β of the Weibull distribution with respect to the different recessed depth under
the gate and different gate dielectric thickness has been discussed. We found that β
becomes smaller for the device with a deeper recessed gate and the β becomes larger
for the device with a thicker gate dielectric.
2) We have extracted the VG with a criterion of 0.01% failures in the device with
Wg=10µm after 20 years in MIS-HEMTs and MIS-FETs with different gate dielectric
thickness. The extrapolated VG is lower for a thinner AlGaN barrier under the gate.
However, for MIS-FETs, the extrapolated VG is larger for a deeper recessed gate.
3) Another percolation path around the gate corner could exist in a deeper recessed
gate MIS-FET because the gate dielectric is thinner on the sidewall, as observed in the
TEM inspection.
4) The Weibull distribution scaled with different Wg has been shown, indicating that
the random generation of a percolation path along the direction of the Wg.
5) A maximum gate voltage of 4.9V (exponential law) or 7.2V (power law) is
extrapolated with the criterion of 0.01% of failures for Wg=36mm at 150oC after
20 years. This indicates that at least 25nm of a PE-ALD SiN gate dielectric is needed
to have a sufficient TDDB margin with respect to this criterion. A slight improvement
of the TDDB margin regarding this criterion is observed in the device with 25nm ALD
Al2O3 gate dielectric.
Thirdly, PBTI in E-mode recessed gate MIS-FETs has been extensively characterized
and discussed. The conclusions are summarized in the following.
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1) The power law dependency of VTH shift during a positive gate bias stress with
respect to the stress time has been shown.
2) Regarding the time exponent (n), the voltage dependence of ∆VTH (γ), and the
activation energy (EA), ALD Al2O3 gate dielectric shows a large n, γ, and EA.
3) The defect band model is proposed to explain the different PBTI characteristics
observed in the device with PEALD SiN and ALD Al2O3. Based on this model, the
gate dielectric defects inside the PEALD SiN are much more easily accessible under a
low gate voltage bias due to a wide defect band (σ ∼ 0.67 eV) centered 0.05 eV below
the conduction band (EC - 0.05 eV) of GaN. On the other hand, the defect distribution
inside the ALD Al2O3 is 1.15 eV away from the conduction band of GaN (EC + 1.15
eV) and shows a narrower energy spread (σ ∼ 0.42 eV). Therefore, the gate dielectric
defect of ALD Al2O3 can only be accessed under a high gate voltage.
4) The overdrive voltage dependency of VTH (γ) can correlate with the accessibility
of dielectric defects in the gate dielectric. A low γ suggests the existence of a wide
distribution of dielectric defects centered around the channel Fermi level, which can be
easily accessed at low stress voltage. On the other hand, a high γ suggests a narrow
distribution of defect levels far away from the channel Fermi level.
In chapter 5, the forward bias gate breakdown mechanism and the stability under high
forward gate stresses in Schottky metal/p-GaN gate AlGaN/GaN HEMTs have been
studied and discussed. The conclusions are summarized in the following.
1) A positive temperature dependency of the forward gate bias breakdown was observed.
Such phenomenon is explained by avalanche multiplication in the depletion region of
the Schottky metal/p-GaN junction since the electrons in the channel can be emitted
over the AlGaN barrier and injected into the p-GaN, further being accelerated by the
high electrical field.
2) Under forward gate bias stresses (VG=9V, VG=9.5V, and VG=10V), a negative VTH
shift was observed, which is most probably due to hole movement and hole trapping by
the interface states at the interface between p-GaN and AlGaN layer and by the bulk
defects in the AlGaN layer.
3) A time-dependent p-GaN gate breakdown was observed during stress at VG=9.5V
and VG=10V. This gate breakdown mechanism is attributed to a percolation path in
the p-GaN region due to hole movement. After a hard breakdown, the drop of ID and
increase of the leakage current were observed.
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6.3 Outlook
Regarding the ON-state instability identified and analyzed in this thesis, several aspects
deserve further investigation. Among others, these are the most important ones:
The future work in MIS-HEMTs/MIS-FETs:
• Forward gate bias time-dependent dielectric breakdown (TDDB) has been
successfully demonstrated in D-mode MIS-HEMTs and E-mode MIS-FETs at 150oC
(chapter 4) and at 200oC (chapter 3). It could be interesting to understand the
temperature acceleration of TDDB by performing TDDB as a function of the
temperature.
• The model (Power law model or Exponential model) for lifetime extraction has to be
verified for GaN-based devices although an appropriated model is still under debate
even in Si-based technologies. This model is used to fit three data points, which needs
a further validation. More stress voltage points in the TDB experiments especially
toward lower stress voltage conditions can be included to verify the model.
• PBTI has been studied in the devices with two different gate dielectrics (PEALD SiN
and Al2O3). Advanced gate dielectrics, such as HfO2 or the bi-layer gate stack (SiOx IL
+ HfO2) is worth investigating the impacts on the PBTI since these gate dielectrics have
been demonstrated in advanced logic devices to substantially improve PBTI, which can
be explained by the reduction of the interface states density and the distribution of the
gate dielectric defects. Therefore, these different gate dielectrics are also interesting to
be further investigated in GaN-based devices.
The future work in p-GaN HEMTs:
• Although a positive temperature dependency of the gate breakdown has been
shown in p-GaN HEMTs, the depletion region changes with respect to the different
Mg concentration and a electric field might be different with respect to a different
thickness of the p-GaN layer, leading to an impact on the forward gate breakdown
mechanism. Investigation of forward gate breakdown mechanisms as a function of
the Mg concentration and p-GaN layer thickness is needed and physical models with
the impact of Mg concentration and p-GaN layer thickness should be discussed and
included.
• Time-dependent p-GaN gate breakdown has been shown in this thesis. Further in-
depth statistical studies regarding tBD distributions are needed. It is necessary to know
whether the tBD distribution in p-GaN HEMTs follows the Weibull distribution or not.
Furthermore, area scaling and lifetime calculation are also worth being performed.
• A possible mechanism to explain a negative VTH shift under a high forward gate bias
in p-GaN HEMTs was proposed, which is ascribed to hole trapping at the interface
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between the p-GaN and the AlGaN layer. However, a systematic study is needed to
verify this speculation. For example, different Mg concentration in the p-GaN layer and
different thicknesses of the p-GaN layer might have impacts on hole trapping. These
are worth studying to further consolidate this speculation.
• A possible mechanism to explain the TDDB in p-GaN HEMTs was proposed, which
is most probably due to a percolation path in the p-GaN region. However, a systematic
study is necessary to verify this speculation. For example, different p-GaN thicknesses
might have a strong impact on the TDDB if the percolation path is formed in the p-GaN
region. Therefore, future work including TDDB testing in p-GaN HEMTs with various
p-GaN thickness is needed to verify the proposed mechanism.
In sum, future work to further investigate the ON-state reliability in enhancement mode
GaN power devices has been proposed. This further work might not only dig out
the degradation mechanisms but also stimulate the strategies to further improve the
robustness of GaN power devices.
It is worth mentioning that not only ON-state but also SEMI-ON and OFF-state related
reliability issues are needed to be explored in E-mode recessed gate MIS-FETs and
p-GaN HEMTs. Furthermore, switching tests (hard switching and soft switching)
might point out failure mechanisms which are not visible under constant DC stress
conditions. All other stability issues, such as electromigration, ESD, high temperature
storage, temperature cycling, radiation test, the stability of Ohmic contact, etc., have to
be assessed, further identifying the failure mechanisms in GaN-based devices. These
explorations can advance the understanding of the capability of GaN-based devices in
power switching applications.
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